FOC电机控制示例源码
目录机器人运动控制 / 电机控制 / FOC格式ZIP大小5.8 MB
在线预览
1839 个文件918 个目录29.6 MB 解压后大小
H667C441S258SCT240LD114MAT24UVOPTX21UVPROJX21ICF18YML12IOC6TXT6
查看完整目录 · 1839 个文件
1.4 KB FOC_base/Core/Inc/adc.h
1.3 KB FOC_base/Core/Inc/comp.h
1.4 KB FOC_base/Core/Inc/dac.h
1.4 KB FOC_base/Core/Inc/dma.h
1.3 KB FOC_base/Core/Inc/gpio.h
2.4 KB FOC_base/Core/Inc/main.h
1.5 KB FOC_base/Core/Inc/opamp.h
13.0 KB FOC_base/Core/Inc/stm32g4xx_hal_conf.h
2.2 KB FOC_base/Core/Inc/stm32g4xx_it.h
1.4 KB FOC_base/Core/Inc/tim.h
1.3 KB FOC_base/Core/Inc/usart.h
10.6 KB FOC_base/Core/Src/adc.c
2.8 KB FOC_base/Core/Src/comp.c
4.7 KB FOC_base/Core/Src/dac.c
1.6 KB FOC_base/Core/Src/dma.c
2.3 KB FOC_base/Core/Src/gpio.c
10.4 KB FOC_base/Core/Src/main.c
6.6 KB FOC_base/Core/Src/opamp.c
2.3 KB FOC_base/Core/Src/stm32g4xx_hal_msp.c
9.4 KB FOC_base/Core/Src/stm32g4xx_it.c
10.3 KB FOC_base/Core/Src/system_stm32g4xx.c
6.9 KB FOC_base/Core/Src/tim.c
4.9 KB FOC_base/Core/Src/usart.c
19.2 KB FOC_base/MDK-ARM/startup_stm32g431xx.s
21.4 KB FOC_base/MDK-ARM/STM32G4_GPIO.uvoptx
63.7 KB FOC_base/MDK-ARM/STM32G4_GPIO.uvprojx
494 B FOC_base/MDK-ARM/STM32G4_GPIO/STM32G4_GPIO.sct
14.0 KB FOC_base/STM32G4_GPIO.ioc
3.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Config/mem_ARMCA5.h
1.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Config/system_ARMCA5.h
8.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Include/ARMCA5.h
2.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/AC5/ARMCA5.sct
5.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/AC5/startup_ARMCA5.c
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/AC6/ARMCA5.sct
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/AC6/startup_ARMCA5.c
3.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.ld
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.sct
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/GCC/startup_ARMCA5.c
3.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/IAR/ARMCA5.icf
4.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/IAR/startup_ARMCA5.s
13.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/mmu_ARMCA5.c
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA5/Source/system_ARMCA5.c
3.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Config/mem_ARMCA7.h
1.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Config/system_ARMCA7.h
8.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Include/ARMCA7.h
2.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/AC5/ARMCA7.sct
5.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/AC5/startup_ARMCA7.c
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/AC6/ARMCA7.sct
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/AC6/startup_ARMCA7.c
3.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/GCC/ARMCA7.ld
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/GCC/startup_ARMCA7.c
3.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/IAR/ARMCA7.icf
4.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/IAR/startup_ARMCA7.s
13.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/mmu_ARMCA7.c
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA7/Source/system_ARMCA7.c
3.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Config/mem_ARMCA9.h
1.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Config/system_ARMCA9.h
8.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Include/ARMCA9.h
2.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/AC5/ARMCA9.sct
5.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/AC5/startup_ARMCA9.c
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/AC6/ARMCA9.sct
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/AC6/startup_ARMCA9.c
3.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/GCC/ARMCA9.ld
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/GCC/startup_ARMCA9.c
3.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/IAR/ARMCA9.icf
4.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/IAR/startup_ARMCA9.s
13.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/mmu_ARMCA9.c
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCA9/Source/system_ARMCA9.c
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Include/ARMCM0.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Include/system_ARMCM0.h
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac5.sct
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac6.sct
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Source/GCC/gcc_arm.ld
7.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S
5.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s
6.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Source/startup_ARMCM0.c
2.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0/Source/system_ARMCM0.c
4.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Include/system_ARMCM0plus.h
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac5.sct
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac6.sct
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld
7.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S
5.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s
6.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Source/startup_ARMCM0plus.c
2.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Include/ARMCM1.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Include/system_ARMCM1.h
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac5.sct
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac6.sct
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Source/ARM/startup_ARMCM1.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Source/GCC/gcc_arm.ld
7.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Source/GCC/startup_ARMCM1.S
5.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Source/IAR/startup_ARMCM1.s
6.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Source/startup_ARMCM1.c
2.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM1/Source/system_ARMCM1.c
4.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Include/ARMCM23_TZ.h
4.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Include/ARMCM23.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Include/system_ARMCM23.h
28.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6_s.sct
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6.sct
6.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.S
7.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Source/GCC/gcc_arm.ld
7.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S
6.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Source/IAR/startup_ARMCM23.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Source/startup_ARMCM23.c
2.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM23/Source/system_ARMCM23.c
4.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Include/ARMCM3.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Include/system_ARMCM3.h
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac5.sct
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac6.sct
6.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Source/GCC/gcc_arm.ld
7.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S
5.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s
6.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Source/startup_ARMCM3.c
2.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM3/Source/system_ARMCM3.c
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_TZ.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Include/ARMCM33.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Include/system_ARMCM33.h
48.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6_s.sct
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6.sct
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.S
7.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Source/GCC/gcc_arm.ld
8.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S
6.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Source/IAR/startup_ARMCM33.s
7.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Source/startup_ARMCM33.c
3.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM33/Source/system_ARMCM33.c
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP_TZ.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_TZ.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Include/system_ARMCM35P.h
48.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Include/Template/partition_ARMCM35P.h
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6_s.sct
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6.sct
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Source/ARM/startup_ARMCM35P.S
7.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Source/GCC/gcc_arm.ld
8.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Source/GCC/startup_ARMCM35P.S
6.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Source/IAR/startup_ARMCM35P.s
7.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Source/startup_ARMCM35P.c
3.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM35P/Source/system_ARMCM35P.c
4.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Include/ARMCM4_FP.h
4.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Include/ARMCM4.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Include/system_ARMCM4.h
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac5.sct
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac6.sct
6.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Source/GCC/gcc_arm.ld
7.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S
5.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Source/startup_ARMCM4.c
2.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM4/Source/system_ARMCM4.c
5.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM55/Include/ARMCM55.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM55/Include/system_ARMCM55.h
48.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM55/Include/Template/partition_ARMCM55.h
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6_s.sct
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6.sct
7.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM55/Source/GCC/gcc_arm.ld
7.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM55/Source/startup_ARMCM55.c
3.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM55/Source/system_ARMCM55.c
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_DP.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_SP.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Include/ARMCM7.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Include/system_ARMCM7.h
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac5.sct
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac6.sct
6.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Source/GCC/gcc_arm.ld
7.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S
5.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Source/startup_ARMCM7.c
2.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM7/Source/system_ARMCM7.c
5.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM85/Include/ARMCM85.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM85/Include/system_ARMCM85.h
49.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM85/Include/Template/partition_ARMCM85.h
4.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6_s.sct
4.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6.sct
7.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM85/Source/GCC/gcc_arm.ld
7.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM85/Source/startup_ARMCM85.c
3.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMCM85/Source/system_ARMCM85.c
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Include/ARMSC000.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Include/system_ARMSC000.h
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac5.sct
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac6.sct
6.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Source/GCC/gcc_arm.ld
7.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S
5.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s
6.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Source/startup_ARMSC000.c
2.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC000/Source/system_ARMSC000.c
4.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Include/ARMSC300.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Include/system_ARMSC300.h
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac5.sct
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac6.sct
6.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Source/GCC/gcc_arm.ld
7.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S
5.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s
6.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Source/startup_ARMSC300.c
2.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMSC300/Source/system_ARMSC300.c
5.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv81MML/Include/ARMv81MML_DSP_DP_MVE_FP.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv81MML/Include/system_ARMv81MML.h
48.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv81MML/Include/Template/partition_ARMv81MML.h
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6_s.sct
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6.sct
7.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv81MML/Source/GCC/gcc_arm.ld
7.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv81MML/Source/startup_ARMv81MML.c
3.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv81MML/Source/system_ARMv81MML.c
4.4 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Include/ARMv8MBL.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Include/system_ARMv8MBL.h
47.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6_s.sct
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6.sct
6.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.S
7.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld
7.9 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S
5.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Source/IAR/startup_ARMv8MBL.s
6.7 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Source/startup_ARMv8MBL.c
2.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c
5.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DP.h
5.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h
5.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h
5.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h
5.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_SP.h
5.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML.h
1.6 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Include/system_ARMv8MML.h
48.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6_s.sct
4.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6.sct
6.8 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.S
7.3 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld
8.1 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S
6.0 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Source/IAR/startup_ARMv8MML.s
7.5 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Source/startup_ARMv8MML.c
3.2 KB FOC_base/VSCODE/.cmsis/device/ARM/ARMv8MML/Source/system_ARMv8MML.c
11.8 KB FOC_base/VSCODE/.cmsis/include/cachel1_armv7.h
27.3 KB FOC_base/VSCODE/.cmsis/include/cmsis_armcc.h
54.7 KB FOC_base/VSCODE/.cmsis/include/cmsis_armclang_ltm.h
47.3 KB FOC_base/VSCODE/.cmsis/include/cmsis_armclang.h
9.3 KB FOC_base/VSCODE/.cmsis/include/cmsis_compiler.h
61.9 KB FOC_base/VSCODE/.cmsis/include/cmsis_gcc.h
28.4 KB FOC_base/VSCODE/.cmsis/include/cmsis_iccarm.h
1.6 KB FOC_base/VSCODE/.cmsis/include/cmsis_version.h
270.2 KB FOC_base/VSCODE/.cmsis/include/core_armv81mml.h
112.3 KB FOC_base/VSCODE/.cmsis/include/core_armv8mbl.h
178.9 KB FOC_base/VSCODE/.cmsis/include/core_armv8mml.h
40.7 KB FOC_base/VSCODE/.cmsis/include/core_cm0.h
48.7 KB FOC_base/VSCODE/.cmsis/include/core_cm0plus.h
41.6 KB FOC_base/VSCODE/.cmsis/include/core_cm1.h
118.7 KB FOC_base/VSCODE/.cmsis/include/core_cm23.h
107.0 KB FOC_base/VSCODE/.cmsis/include/core_cm3.h
185.1 KB FOC_base/VSCODE/.cmsis/include/core_cm33.h
185.1 KB FOC_base/VSCODE/.cmsis/include/core_cm35p.h
118.1 KB FOC_base/VSCODE/.cmsis/include/core_cm4.h
310.0 KB FOC_base/VSCODE/.cmsis/include/core_cm55.h
135.7 KB FOC_base/VSCODE/.cmsis/include/core_cm7.h
301.1 KB FOC_base/VSCODE/.cmsis/include/core_cm85.h
45.5 KB FOC_base/VSCODE/.cmsis/include/core_sc000.h
106.0 KB FOC_base/VSCODE/.cmsis/include/core_sc300.h
188.5 KB FOC_base/VSCODE/.cmsis/include/core_starmc1.h
11.5 KB FOC_base/VSCODE/.cmsis/include/mpu_armv7.h
11.1 KB FOC_base/VSCODE/.cmsis/include/mpu_armv8.h
5.9 KB FOC_base/VSCODE/.cmsis/include/pac_armv81.h
22.3 KB FOC_base/VSCODE/.cmsis/include/pmu_armv8.h
2.6 KB FOC_base/VSCODE/.cmsis/include/tz_context.h
11.4 KB FOC_base/VSCODE/.eide/eide.yml
693 B FOC_base/VSCODE/.eide/files.options.yml
3.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Config/mem_ARMCA5.h
1.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Config/system_ARMCA5.h
8.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Include/ARMCA5.h
2.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/AC5/ARMCA5.sct
5.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/AC5/startup_ARMCA5.c
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/AC6/ARMCA5.sct
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/AC6/startup_ARMCA5.c
3.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.ld
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.sct
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/GCC/startup_ARMCA5.c
3.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/IAR/ARMCA5.icf
4.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/IAR/startup_ARMCA5.s
13.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/mmu_ARMCA5.c
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA5/Source/system_ARMCA5.c
3.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Config/mem_ARMCA7.h
1.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Config/system_ARMCA7.h
8.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Include/ARMCA7.h
2.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/AC5/ARMCA7.sct
5.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/AC5/startup_ARMCA7.c
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/AC6/ARMCA7.sct
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/AC6/startup_ARMCA7.c
3.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/GCC/ARMCA7.ld
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/GCC/startup_ARMCA7.c
3.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/IAR/ARMCA7.icf
4.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/IAR/startup_ARMCA7.s
13.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/mmu_ARMCA7.c
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA7/Source/system_ARMCA7.c
3.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Config/mem_ARMCA9.h
1.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Config/system_ARMCA9.h
8.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Include/ARMCA9.h
2.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/AC5/ARMCA9.sct
5.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/AC5/startup_ARMCA9.c
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/AC6/ARMCA9.sct
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/AC6/startup_ARMCA9.c
3.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/GCC/ARMCA9.ld
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/GCC/startup_ARMCA9.c
3.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/IAR/ARMCA9.icf
4.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/IAR/startup_ARMCA9.s
13.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/mmu_ARMCA9.c
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCA9/Source/system_ARMCA9.c
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Include/ARMCM0.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Include/system_ARMCM0.h
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac5.sct
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac6.sct
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S
5.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s
6.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Source/startup_ARMCM0.c
2.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0/Source/system_ARMCM0.c
4.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Include/system_ARMCM0plus.h
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac5.sct
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac6.sct
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S
5.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s
6.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Source/startup_ARMCM0plus.c
2.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Include/ARMCM1.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Include/system_ARMCM1.h
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac5.sct
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac6.sct
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Source/ARM/startup_ARMCM1.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Source/GCC/startup_ARMCM1.S
5.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Source/IAR/startup_ARMCM1.s
6.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Source/startup_ARMCM1.c
2.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM1/Source/system_ARMCM1.c
4.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Include/ARMCM23_TZ.h
4.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Include/ARMCM23.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Include/system_ARMCM23.h
28.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6_s.sct
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6.sct
6.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.S
7.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Source/GCC/gcc_arm.ld
7.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S
6.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Source/IAR/startup_ARMCM23.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Source/startup_ARMCM23.c
2.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM23/Source/system_ARMCM23.c
4.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Include/ARMCM3.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Include/system_ARMCM3.h
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac5.sct
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac6.sct
6.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Source/GCC/gcc_arm.ld
7.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S
5.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s
6.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Source/startup_ARMCM3.c
2.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM3/Source/system_ARMCM3.c
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_TZ.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Include/ARMCM33.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Include/system_ARMCM33.h
48.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6_s.sct
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6.sct
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.S
7.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Source/GCC/gcc_arm.ld
8.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S
6.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Source/IAR/startup_ARMCM33.s
7.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Source/startup_ARMCM33.c
3.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM33/Source/system_ARMCM33.c
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP_TZ.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_TZ.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Include/system_ARMCM35P.h
48.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Include/Template/partition_ARMCM35P.h
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6_s.sct
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6.sct
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Source/ARM/startup_ARMCM35P.S
7.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Source/GCC/gcc_arm.ld
8.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Source/GCC/startup_ARMCM35P.S
6.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Source/IAR/startup_ARMCM35P.s
7.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Source/startup_ARMCM35P.c
3.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM35P/Source/system_ARMCM35P.c
4.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Include/ARMCM4_FP.h
4.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Include/ARMCM4.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Include/system_ARMCM4.h
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac5.sct
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac6.sct
6.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Source/GCC/gcc_arm.ld
7.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S
5.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Source/startup_ARMCM4.c
2.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM4/Source/system_ARMCM4.c
5.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM55/Include/ARMCM55.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM55/Include/system_ARMCM55.h
48.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM55/Include/Template/partition_ARMCM55.h
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6_s.sct
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6.sct
7.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM55/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM55/Source/startup_ARMCM55.c
3.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM55/Source/system_ARMCM55.c
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_DP.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_SP.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Include/ARMCM7.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Include/system_ARMCM7.h
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac5.sct
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac6.sct
6.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Source/GCC/gcc_arm.ld
7.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S
5.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Source/startup_ARMCM7.c
2.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM7/Source/system_ARMCM7.c
5.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM85/Include/ARMCM85.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM85/Include/system_ARMCM85.h
49.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM85/Include/Template/partition_ARMCM85.h
4.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6_s.sct
4.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6.sct
7.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM85/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM85/Source/startup_ARMCM85.c
3.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMCM85/Source/system_ARMCM85.c
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Include/ARMSC000.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Include/system_ARMSC000.h
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac5.sct
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac6.sct
6.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S
5.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s
6.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Source/startup_ARMSC000.c
2.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC000/Source/system_ARMSC000.c
4.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Include/ARMSC300.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Include/system_ARMSC300.h
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac5.sct
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac6.sct
6.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Source/GCC/gcc_arm.ld
7.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S
5.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s
6.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Source/startup_ARMSC300.c
2.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMSC300/Source/system_ARMSC300.c
5.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv81MML/Include/ARMv81MML_DSP_DP_MVE_FP.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv81MML/Include/system_ARMv81MML.h
48.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv81MML/Include/Template/partition_ARMv81MML.h
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6_s.sct
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6.sct
7.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv81MML/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv81MML/Source/startup_ARMv81MML.c
3.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv81MML/Source/system_ARMv81MML.c
4.4 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Include/ARMv8MBL.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Include/system_ARMv8MBL.h
47.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6_s.sct
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6.sct
6.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.S
7.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld
7.9 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S
5.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Source/IAR/startup_ARMv8MBL.s
6.7 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Source/startup_ARMv8MBL.c
2.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c
5.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DP.h
5.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h
5.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h
5.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h
5.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_SP.h
5.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML.h
1.6 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Include/system_ARMv8MML.h
48.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6_s.sct
4.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6.sct
6.8 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.S
7.3 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld
8.1 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S
6.0 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Source/IAR/startup_ARMv8MML.s
7.5 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Source/startup_ARMv8MML.c
3.2 KB FOC_Clark_Park/.cmsis/device/ARM/ARMv8MML/Source/system_ARMv8MML.c
11.8 KB FOC_Clark_Park/.cmsis/include/cachel1_armv7.h
27.3 KB FOC_Clark_Park/.cmsis/include/cmsis_armcc.h
54.7 KB FOC_Clark_Park/.cmsis/include/cmsis_armclang_ltm.h
47.3 KB FOC_Clark_Park/.cmsis/include/cmsis_armclang.h
9.3 KB FOC_Clark_Park/.cmsis/include/cmsis_compiler.h
61.9 KB FOC_Clark_Park/.cmsis/include/cmsis_gcc.h
28.4 KB FOC_Clark_Park/.cmsis/include/cmsis_iccarm.h
1.6 KB FOC_Clark_Park/.cmsis/include/cmsis_version.h
270.2 KB FOC_Clark_Park/.cmsis/include/core_armv81mml.h
112.3 KB FOC_Clark_Park/.cmsis/include/core_armv8mbl.h
178.9 KB FOC_Clark_Park/.cmsis/include/core_armv8mml.h
40.7 KB FOC_Clark_Park/.cmsis/include/core_cm0.h
48.7 KB FOC_Clark_Park/.cmsis/include/core_cm0plus.h
41.6 KB FOC_Clark_Park/.cmsis/include/core_cm1.h
118.7 KB FOC_Clark_Park/.cmsis/include/core_cm23.h
107.0 KB FOC_Clark_Park/.cmsis/include/core_cm3.h
185.1 KB FOC_Clark_Park/.cmsis/include/core_cm33.h
185.1 KB FOC_Clark_Park/.cmsis/include/core_cm35p.h
118.1 KB FOC_Clark_Park/.cmsis/include/core_cm4.h
310.0 KB FOC_Clark_Park/.cmsis/include/core_cm55.h
135.7 KB FOC_Clark_Park/.cmsis/include/core_cm7.h
301.1 KB FOC_Clark_Park/.cmsis/include/core_cm85.h
45.5 KB FOC_Clark_Park/.cmsis/include/core_sc000.h
106.0 KB FOC_Clark_Park/.cmsis/include/core_sc300.h
188.5 KB FOC_Clark_Park/.cmsis/include/core_starmc1.h
11.5 KB FOC_Clark_Park/.cmsis/include/mpu_armv7.h
11.1 KB FOC_Clark_Park/.cmsis/include/mpu_armv8.h
5.9 KB FOC_Clark_Park/.cmsis/include/pac_armv81.h
22.3 KB FOC_Clark_Park/.cmsis/include/pmu_armv8.h
2.6 KB FOC_Clark_Park/.cmsis/include/tz_context.h
7.9 KB FOC_Clark_Park/.eide/eide.yml
688 B FOC_Clark_Park/.eide/files.options.yml
3.8 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/FlashOS.h
5.3 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashDev.c
16.4 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashPrg.c
36.0 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvoptx
95.7 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvprojx
4.6 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashDev.c
16.9 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashPrg.c
30.6 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvoptx
82.6 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvprojx
749 B FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Abstract.txt
3.7 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.c
15.8 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvoptx
40.5 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvprojx
3.2 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Buttons_STM32G474E-EVAL.c
3.1 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Joystick_STM32G474E-EVAL.c
4.1 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/LED_STM32G474E-EVAL.c
2.7 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/ConfigTemplate/stm32g474e_eval_conf.h
563 B FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/CubeMX/run_STM32CubeMX.c
559 B FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Driver/stm32g4xx_ll.c
20.6 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font12.c
36.9 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font16.c
47.3 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font20.c
95.9 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font24.c
15.0 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font8.c
1.9 KB FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/fonts.h
1.4 KB FOC_Clark_Park/Core/Inc/adc.h
1.3 KB FOC_Clark_Park/Core/Inc/comp.h
1.3 KB FOC_Clark_Park/Core/Inc/dac.h
1.4 KB FOC_Clark_Park/Core/Inc/dma.h
1.3 KB FOC_Clark_Park/Core/Inc/gpio.h
2.4 KB FOC_Clark_Park/Core/Inc/main.h
1.5 KB FOC_Clark_Park/Core/Inc/opamp.h
13.0 KB FOC_Clark_Park/Core/Inc/stm32g4xx_hal_conf.h
2.1 KB FOC_Clark_Park/Core/Inc/stm32g4xx_it.h
1.4 KB FOC_Clark_Park/Core/Inc/tim.h
1.3 KB FOC_Clark_Park/Core/Inc/usart.h
10.6 KB FOC_Clark_Park/Core/Src/adc.c
2.8 KB FOC_Clark_Park/Core/Src/comp.c
2.7 KB FOC_Clark_Park/Core/Src/dac.c
1.6 KB FOC_Clark_Park/Core/Src/dma.c
2.3 KB FOC_Clark_Park/Core/Src/gpio.c
7.3 KB FOC_Clark_Park/Core/Src/main.c
6.6 KB FOC_Clark_Park/Core/Src/opamp.c
2.3 KB FOC_Clark_Park/Core/Src/stm32g4xx_hal_msp.c
7.9 KB FOC_Clark_Park/Core/Src/stm32g4xx_it.c
10.3 KB FOC_Clark_Park/Core/Src/system_stm32g4xx.c
6.8 KB FOC_Clark_Park/Core/Src/tim.c
4.8 KB FOC_Clark_Park/Core/Src/usart.c
14.6 KB FOC_Clark_Park/FOC_Try.ioc
13.9 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/buildInfo.mat
3.0 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/codeInfo.mat
3.5 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/compileInfo.mat
3.2 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/ert_main.c
5.1 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/park_test.c
3.8 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/park_test.h
12.6 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/park_test.mk
4.1 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/rtwtypes.h
1.9 KB FOC_Clark_Park/MATLAB/park_test_ert_rtw/rtwtypeschksum.mat
107.9 KB FOC_Clark_Park/MATLAB/park.slx
13.9 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/buildInfo.mat
3.0 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/codeInfo.mat
3.5 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/compileInfo.mat
3.2 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/ert_main.c
4.1 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/rtwtypes.h
1.9 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/rtwtypeschksum.mat
5.1 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/Subsystem.c
3.8 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/Subsystem.h
12.6 KB FOC_Clark_Park/MATLAB/Subsystem_ert_rtw/Subsystem.mk
24.3 KB FOC_Clark_Park/MDK-ARM/FOC_Try.uvoptx
58.2 KB FOC_Clark_Park/MDK-ARM/FOC_Try.uvprojx
494 B FOC_Clark_Park/MDK-ARM/FOC_Try/FOC_Try.sct
19.2 KB FOC_Clark_Park/MDK-ARM/startup_stm32g431xx.s
330 B FOC_Clark_Park/RTE_Components.h
3.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Config/mem_ARMCA5.h
1.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Config/system_ARMCA5.h
8.8 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Include/ARMCA5.h
2.5 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/AC5/ARMCA5.sct
5.4 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/AC5/startup_ARMCA5.c
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/AC6/ARMCA5.sct
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/AC6/startup_ARMCA5.c
3.9 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.ld
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.sct
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/GCC/startup_ARMCA5.c
3.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/IAR/ARMCA5.icf
4.1 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/IAR/startup_ARMCA5.s
13.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/mmu_ARMCA5.c
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCA5/Source/system_ARMCA5.c
3.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Config/mem_ARMCA7.h
1.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Config/system_ARMCA7.h
8.5 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Include/ARMCA7.h
2.5 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/AC5/ARMCA7.sct
5.4 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/AC5/startup_ARMCA7.c
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/AC6/ARMCA7.sct
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/AC6/startup_ARMCA7.c
3.9 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/GCC/ARMCA7.ld
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/GCC/startup_ARMCA7.c
3.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/IAR/ARMCA7.icf
4.1 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/IAR/startup_ARMCA7.s
13.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/mmu_ARMCA7.c
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCA7/Source/system_ARMCA7.c
3.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Config/mem_ARMCA9.h
1.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Config/system_ARMCA9.h
8.9 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Include/ARMCA9.h
2.5 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/AC5/ARMCA9.sct
5.4 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/AC5/startup_ARMCA9.c
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/AC6/ARMCA9.sct
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/AC6/startup_ARMCA9.c
3.9 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/GCC/ARMCA9.ld
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/GCC/startup_ARMCA9.c
3.7 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/IAR/ARMCA9.icf
4.1 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/IAR/startup_ARMCA9.s
13.2 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/mmu_ARMCA9.c
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCA9/Source/system_ARMCA9.c
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Include/ARMCM0.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Include/system_ARMCM0.h
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac5.sct
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac6.sct
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S
5.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s
6.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Source/startup_ARMCM0.c
2.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM0/Source/system_ARMCM0.c
4.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Include/system_ARMCM0plus.h
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac5.sct
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac6.sct
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S
5.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s
6.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Source/startup_ARMCM0plus.c
2.1 KB FOC_Clark/.cmsis/device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Include/ARMCM1.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Include/system_ARMCM1.h
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac5.sct
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac6.sct
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Source/ARM/startup_ARMCM1.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Source/GCC/startup_ARMCM1.S
5.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Source/IAR/startup_ARMCM1.s
6.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Source/startup_ARMCM1.c
2.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM1/Source/system_ARMCM1.c
4.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Include/ARMCM23_TZ.h
4.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Include/ARMCM23.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Include/system_ARMCM23.h
28.5 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6_s.sct
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6.sct
6.5 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.S
7.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Source/GCC/gcc_arm.ld
7.9 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S
6.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Source/IAR/startup_ARMCM23.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Source/startup_ARMCM23.c
2.7 KB FOC_Clark/.cmsis/device/ARM/ARMCM23/Source/system_ARMCM23.c
4.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Include/ARMCM3.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Include/system_ARMCM3.h
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac5.sct
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac6.sct
6.5 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Source/GCC/gcc_arm.ld
7.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S
5.9 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s
6.7 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Source/startup_ARMCM3.c
2.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM3/Source/system_ARMCM3.c
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_TZ.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Include/ARMCM33.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Include/system_ARMCM33.h
48.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6_s.sct
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6.sct
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.S
7.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Source/GCC/gcc_arm.ld
8.1 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S
6.7 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Source/IAR/startup_ARMCM33.s
7.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Source/startup_ARMCM33.c
3.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM33/Source/system_ARMCM33.c
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP_TZ.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_TZ.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Include/system_ARMCM35P.h
48.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Include/Template/partition_ARMCM35P.h
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6_s.sct
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6.sct
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Source/ARM/startup_ARMCM35P.S
7.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Source/GCC/gcc_arm.ld
8.1 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Source/GCC/startup_ARMCM35P.S
6.7 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Source/IAR/startup_ARMCM35P.s
7.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Source/startup_ARMCM35P.c
3.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM35P/Source/system_ARMCM35P.c
4.7 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Include/ARMCM4_FP.h
4.7 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Include/ARMCM4.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Include/system_ARMCM4.h
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac5.sct
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac6.sct
6.5 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Source/GCC/gcc_arm.ld
7.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S
5.9 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Source/startup_ARMCM4.c
2.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM4/Source/system_ARMCM4.c
5.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM55/Include/ARMCM55.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM55/Include/system_ARMCM55.h
48.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM55/Include/Template/partition_ARMCM55.h
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6_s.sct
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6.sct
7.3 KB FOC_Clark/.cmsis/device/ARM/ARMCM55/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM55/Source/startup_ARMCM55.c
3.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM55/Source/system_ARMCM55.c
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_DP.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_SP.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Include/ARMCM7.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Include/system_ARMCM7.h
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac5.sct
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac6.sct
6.5 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Source/GCC/gcc_arm.ld
7.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S
5.9 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Source/startup_ARMCM7.c
2.8 KB FOC_Clark/.cmsis/device/ARM/ARMCM7/Source/system_ARMCM7.c
5.4 KB FOC_Clark/.cmsis/device/ARM/ARMCM85/Include/ARMCM85.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM85/Include/system_ARMCM85.h
49.1 KB FOC_Clark/.cmsis/device/ARM/ARMCM85/Include/Template/partition_ARMCM85.h
4.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6_s.sct
4.6 KB FOC_Clark/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6.sct
7.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM85/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark/.cmsis/device/ARM/ARMCM85/Source/startup_ARMCM85.c
3.7 KB FOC_Clark/.cmsis/device/ARM/ARMCM85/Source/system_ARMCM85.c
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Include/ARMSC000.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Include/system_ARMSC000.h
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac5.sct
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac6.sct
6.2 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S
5.6 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s
6.3 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Source/startup_ARMSC000.c
2.0 KB FOC_Clark/.cmsis/device/ARM/ARMSC000/Source/system_ARMSC000.c
4.6 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Include/ARMSC300.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Include/system_ARMSC300.h
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac5.sct
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac6.sct
6.5 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Source/GCC/gcc_arm.ld
7.4 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S
5.9 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s
6.7 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Source/startup_ARMSC300.c
2.5 KB FOC_Clark/.cmsis/device/ARM/ARMSC300/Source/system_ARMSC300.c
5.4 KB FOC_Clark/.cmsis/device/ARM/ARMv81MML/Include/ARMv81MML_DSP_DP_MVE_FP.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMv81MML/Include/system_ARMv81MML.h
48.4 KB FOC_Clark/.cmsis/device/ARM/ARMv81MML/Include/Template/partition_ARMv81MML.h
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6_s.sct
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6.sct
7.3 KB FOC_Clark/.cmsis/device/ARM/ARMv81MML/Source/GCC/gcc_arm.ld
7.2 KB FOC_Clark/.cmsis/device/ARM/ARMv81MML/Source/startup_ARMv81MML.c
3.1 KB FOC_Clark/.cmsis/device/ARM/ARMv81MML/Source/system_ARMv81MML.c
4.4 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Include/ARMv8MBL.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Include/system_ARMv8MBL.h
47.2 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6_s.sct
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6.sct
6.5 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.S
7.3 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld
7.9 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S
5.6 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Source/IAR/startup_ARMv8MBL.s
6.7 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Source/startup_ARMv8MBL.c
2.6 KB FOC_Clark/.cmsis/device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c
5.1 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DP.h
5.1 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h
5.2 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h
5.1 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h
5.1 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_SP.h
5.0 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML.h
1.6 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Include/system_ARMv8MML.h
48.2 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6_s.sct
4.3 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6.sct
6.8 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.S
7.3 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld
8.1 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S
6.0 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Source/IAR/startup_ARMv8MML.s
7.5 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Source/startup_ARMv8MML.c
3.2 KB FOC_Clark/.cmsis/device/ARM/ARMv8MML/Source/system_ARMv8MML.c
11.8 KB FOC_Clark/.cmsis/include/cachel1_armv7.h
27.3 KB FOC_Clark/.cmsis/include/cmsis_armcc.h
54.7 KB FOC_Clark/.cmsis/include/cmsis_armclang_ltm.h
47.3 KB FOC_Clark/.cmsis/include/cmsis_armclang.h
9.3 KB FOC_Clark/.cmsis/include/cmsis_compiler.h
61.9 KB FOC_Clark/.cmsis/include/cmsis_gcc.h
28.4 KB FOC_Clark/.cmsis/include/cmsis_iccarm.h
1.6 KB FOC_Clark/.cmsis/include/cmsis_version.h
270.2 KB FOC_Clark/.cmsis/include/core_armv81mml.h
112.3 KB FOC_Clark/.cmsis/include/core_armv8mbl.h
178.9 KB FOC_Clark/.cmsis/include/core_armv8mml.h
40.7 KB FOC_Clark/.cmsis/include/core_cm0.h
48.7 KB FOC_Clark/.cmsis/include/core_cm0plus.h
41.6 KB FOC_Clark/.cmsis/include/core_cm1.h
118.7 KB FOC_Clark/.cmsis/include/core_cm23.h
107.0 KB FOC_Clark/.cmsis/include/core_cm3.h
185.1 KB FOC_Clark/.cmsis/include/core_cm33.h
185.1 KB FOC_Clark/.cmsis/include/core_cm35p.h
118.1 KB FOC_Clark/.cmsis/include/core_cm4.h
310.0 KB FOC_Clark/.cmsis/include/core_cm55.h
135.7 KB FOC_Clark/.cmsis/include/core_cm7.h
301.1 KB FOC_Clark/.cmsis/include/core_cm85.h
45.5 KB FOC_Clark/.cmsis/include/core_sc000.h
106.0 KB FOC_Clark/.cmsis/include/core_sc300.h
188.5 KB FOC_Clark/.cmsis/include/core_starmc1.h
11.5 KB FOC_Clark/.cmsis/include/mpu_armv7.h
11.1 KB FOC_Clark/.cmsis/include/mpu_armv8.h
5.9 KB FOC_Clark/.cmsis/include/pac_armv81.h
22.3 KB FOC_Clark/.cmsis/include/pmu_armv8.h
2.6 KB FOC_Clark/.cmsis/include/tz_context.h
7.9 KB FOC_Clark/.eide/eide.yml
688 B FOC_Clark/.eide/files.options.yml
3.8 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/FlashOS.h
5.3 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashDev.c
16.4 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashPrg.c
36.0 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvoptx
95.7 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvprojx
4.6 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashDev.c
16.9 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashPrg.c
30.6 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvoptx
82.6 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvprojx
749 B FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Abstract.txt
3.7 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.c
15.8 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvoptx
40.5 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvprojx
3.2 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Buttons_STM32G474E-EVAL.c
3.1 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Joystick_STM32G474E-EVAL.c
4.1 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/LED_STM32G474E-EVAL.c
2.7 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/ConfigTemplate/stm32g474e_eval_conf.h
563 B FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/CubeMX/run_STM32CubeMX.c
559 B FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Driver/stm32g4xx_ll.c
20.6 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font12.c
36.9 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font16.c
47.3 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font20.c
95.9 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font24.c
15.0 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font8.c
1.9 KB FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/fonts.h
1.4 KB FOC_Clark/Core/Inc/adc.h
1.3 KB FOC_Clark/Core/Inc/comp.h
1.3 KB FOC_Clark/Core/Inc/dac.h
1.4 KB FOC_Clark/Core/Inc/dma.h
1.3 KB FOC_Clark/Core/Inc/gpio.h
2.4 KB FOC_Clark/Core/Inc/main.h
1.5 KB FOC_Clark/Core/Inc/opamp.h
13.0 KB FOC_Clark/Core/Inc/stm32g4xx_hal_conf.h
2.1 KB FOC_Clark/Core/Inc/stm32g4xx_it.h
1.4 KB FOC_Clark/Core/Inc/tim.h
1.3 KB FOC_Clark/Core/Inc/usart.h
10.6 KB FOC_Clark/Core/Src/adc.c
2.8 KB FOC_Clark/Core/Src/comp.c
2.7 KB FOC_Clark/Core/Src/dac.c
1.6 KB FOC_Clark/Core/Src/dma.c
2.3 KB FOC_Clark/Core/Src/gpio.c
7.3 KB FOC_Clark/Core/Src/main.c
6.6 KB FOC_Clark/Core/Src/opamp.c
2.3 KB FOC_Clark/Core/Src/stm32g4xx_hal_msp.c
7.9 KB FOC_Clark/Core/Src/stm32g4xx_it.c
10.3 KB FOC_Clark/Core/Src/system_stm32g4xx.c
6.8 KB FOC_Clark/Core/Src/tim.c
4.8 KB FOC_Clark/Core/Src/usart.c
14.6 KB FOC_Clark/FOC_Try.ioc
13.2 KB FOC_Clark/MATLAB/clark_test_ert_rtw/buildInfo.mat
3.4 KB FOC_Clark/MATLAB/clark_test_ert_rtw/clark_test.c
3.2 KB FOC_Clark/MATLAB/clark_test_ert_rtw/clark_test.h
12.6 KB FOC_Clark/MATLAB/clark_test_ert_rtw/clark_test.mk
3.0 KB FOC_Clark/MATLAB/clark_test_ert_rtw/codeInfo.mat
3.5 KB FOC_Clark/MATLAB/clark_test_ert_rtw/compileInfo.mat
3.2 KB FOC_Clark/MATLAB/clark_test_ert_rtw/ert_main.c
4.1 KB FOC_Clark/MATLAB/clark_test_ert_rtw/rtwtypes.h
1.9 KB FOC_Clark/MATLAB/clark_test_ert_rtw/rtwtypeschksum.mat
76.2 KB FOC_Clark/MATLAB/clark.slx
24.9 KB FOC_Clark/MDK-ARM/FOC_Try.uvoptx
56.4 KB FOC_Clark/MDK-ARM/FOC_Try.uvprojx
494 B FOC_Clark/MDK-ARM/FOC_Try/FOC_Try.sct
19.2 KB FOC_Clark/MDK-ARM/startup_stm32g431xx.s
3.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Config/mem_ARMCA5.h
1.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Config/system_ARMCA5.h
8.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Include/ARMCA5.h
2.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/AC5/ARMCA5.sct
5.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/AC5/startup_ARMCA5.c
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/AC6/ARMCA5.sct
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/AC6/startup_ARMCA5.c
3.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.ld
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.sct
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/GCC/startup_ARMCA5.c
3.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/IAR/ARMCA5.icf
4.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/IAR/startup_ARMCA5.s
13.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/mmu_ARMCA5.c
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA5/Source/system_ARMCA5.c
3.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Config/mem_ARMCA7.h
1.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Config/system_ARMCA7.h
8.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Include/ARMCA7.h
2.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/AC5/ARMCA7.sct
5.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/AC5/startup_ARMCA7.c
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/AC6/ARMCA7.sct
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/AC6/startup_ARMCA7.c
3.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/GCC/ARMCA7.ld
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/GCC/startup_ARMCA7.c
3.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/IAR/ARMCA7.icf
4.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/IAR/startup_ARMCA7.s
13.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/mmu_ARMCA7.c
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA7/Source/system_ARMCA7.c
3.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Config/mem_ARMCA9.h
1.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Config/system_ARMCA9.h
8.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Include/ARMCA9.h
2.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/AC5/ARMCA9.sct
5.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/AC5/startup_ARMCA9.c
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/AC6/ARMCA9.sct
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/AC6/startup_ARMCA9.c
3.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/GCC/ARMCA9.ld
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/GCC/startup_ARMCA9.c
3.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/IAR/ARMCA9.icf
4.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/IAR/startup_ARMCA9.s
13.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/mmu_ARMCA9.c
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCA9/Source/system_ARMCA9.c
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Include/ARMCM0.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Include/system_ARMCM0.h
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac5.sct
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac6.sct
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Source/GCC/gcc_arm.ld
7.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S
5.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s
6.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Source/startup_ARMCM0.c
2.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0/Source/system_ARMCM0.c
4.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Include/system_ARMCM0plus.h
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac5.sct
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac6.sct
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld
7.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S
5.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s
6.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Source/startup_ARMCM0plus.c
2.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Include/ARMCM1.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Include/system_ARMCM1.h
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac5.sct
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac6.sct
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Source/ARM/startup_ARMCM1.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Source/GCC/gcc_arm.ld
7.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Source/GCC/startup_ARMCM1.S
5.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Source/IAR/startup_ARMCM1.s
6.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Source/startup_ARMCM1.c
2.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM1/Source/system_ARMCM1.c
4.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Include/ARMCM23_TZ.h
4.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Include/ARMCM23.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Include/system_ARMCM23.h
28.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6_s.sct
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6.sct
6.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.S
7.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Source/GCC/gcc_arm.ld
7.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S
6.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Source/IAR/startup_ARMCM23.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Source/startup_ARMCM23.c
2.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM23/Source/system_ARMCM23.c
4.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Include/ARMCM3.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Include/system_ARMCM3.h
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac5.sct
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac6.sct
6.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Source/GCC/gcc_arm.ld
7.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S
5.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s
6.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Source/startup_ARMCM3.c
2.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM3/Source/system_ARMCM3.c
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_TZ.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Include/ARMCM33.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Include/system_ARMCM33.h
48.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6_s.sct
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6.sct
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.S
7.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Source/GCC/gcc_arm.ld
8.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S
6.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Source/IAR/startup_ARMCM33.s
7.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Source/startup_ARMCM33.c
3.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM33/Source/system_ARMCM33.c
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP_TZ.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_TZ.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Include/system_ARMCM35P.h
48.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Include/Template/partition_ARMCM35P.h
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6_s.sct
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6.sct
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Source/ARM/startup_ARMCM35P.S
7.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Source/GCC/gcc_arm.ld
8.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Source/GCC/startup_ARMCM35P.S
6.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Source/IAR/startup_ARMCM35P.s
7.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Source/startup_ARMCM35P.c
3.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM35P/Source/system_ARMCM35P.c
4.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Include/ARMCM4_FP.h
4.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Include/ARMCM4.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Include/system_ARMCM4.h
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac5.sct
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac6.sct
6.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Source/GCC/gcc_arm.ld
7.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S
5.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Source/startup_ARMCM4.c
2.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM4/Source/system_ARMCM4.c
5.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM55/Include/ARMCM55.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM55/Include/system_ARMCM55.h
48.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM55/Include/Template/partition_ARMCM55.h
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6_s.sct
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6.sct
7.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM55/Source/GCC/gcc_arm.ld
7.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM55/Source/startup_ARMCM55.c
3.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM55/Source/system_ARMCM55.c
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_DP.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_SP.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Include/ARMCM7.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Include/system_ARMCM7.h
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac5.sct
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac6.sct
6.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Source/GCC/gcc_arm.ld
7.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S
5.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Source/startup_ARMCM7.c
2.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM7/Source/system_ARMCM7.c
5.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM85/Include/ARMCM85.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM85/Include/system_ARMCM85.h
49.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM85/Include/Template/partition_ARMCM85.h
4.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6_s.sct
4.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6.sct
7.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM85/Source/GCC/gcc_arm.ld
7.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM85/Source/startup_ARMCM85.c
3.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMCM85/Source/system_ARMCM85.c
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Include/ARMSC000.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Include/system_ARMSC000.h
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac5.sct
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac6.sct
6.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Source/GCC/gcc_arm.ld
7.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S
5.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s
6.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Source/startup_ARMSC000.c
2.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC000/Source/system_ARMSC000.c
4.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Include/ARMSC300.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Include/system_ARMSC300.h
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac5.sct
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac6.sct
6.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Source/GCC/gcc_arm.ld
7.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S
5.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s
6.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Source/startup_ARMSC300.c
2.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMSC300/Source/system_ARMSC300.c
5.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv81MML/Include/ARMv81MML_DSP_DP_MVE_FP.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv81MML/Include/system_ARMv81MML.h
48.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv81MML/Include/Template/partition_ARMv81MML.h
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6_s.sct
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6.sct
7.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv81MML/Source/GCC/gcc_arm.ld
7.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv81MML/Source/startup_ARMv81MML.c
3.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv81MML/Source/system_ARMv81MML.c
4.4 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Include/ARMv8MBL.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Include/system_ARMv8MBL.h
47.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6_s.sct
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6.sct
6.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.S
7.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld
7.9 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S
5.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Source/IAR/startup_ARMv8MBL.s
6.7 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Source/startup_ARMv8MBL.c
2.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c
5.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DP.h
5.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h
5.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h
5.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h
5.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_SP.h
5.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML.h
1.6 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Include/system_ARMv8MML.h
48.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6_s.sct
4.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6.sct
6.8 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.S
7.3 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld
8.1 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S
6.0 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Source/IAR/startup_ARMv8MML.s
7.5 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Source/startup_ARMv8MML.c
3.2 KB FOC_IF_Stateflow/.cmsis/device/ARM/ARMv8MML/Source/system_ARMv8MML.c
11.8 KB FOC_IF_Stateflow/.cmsis/include/cachel1_armv7.h
27.3 KB FOC_IF_Stateflow/.cmsis/include/cmsis_armcc.h
54.7 KB FOC_IF_Stateflow/.cmsis/include/cmsis_armclang_ltm.h
47.3 KB FOC_IF_Stateflow/.cmsis/include/cmsis_armclang.h
9.3 KB FOC_IF_Stateflow/.cmsis/include/cmsis_compiler.h
61.9 KB FOC_IF_Stateflow/.cmsis/include/cmsis_gcc.h
28.4 KB FOC_IF_Stateflow/.cmsis/include/cmsis_iccarm.h
1.6 KB FOC_IF_Stateflow/.cmsis/include/cmsis_version.h
270.2 KB FOC_IF_Stateflow/.cmsis/include/core_armv81mml.h
112.3 KB FOC_IF_Stateflow/.cmsis/include/core_armv8mbl.h
178.9 KB FOC_IF_Stateflow/.cmsis/include/core_armv8mml.h
40.7 KB FOC_IF_Stateflow/.cmsis/include/core_cm0.h
48.7 KB FOC_IF_Stateflow/.cmsis/include/core_cm0plus.h
41.6 KB FOC_IF_Stateflow/.cmsis/include/core_cm1.h
118.7 KB FOC_IF_Stateflow/.cmsis/include/core_cm23.h
107.0 KB FOC_IF_Stateflow/.cmsis/include/core_cm3.h
185.1 KB FOC_IF_Stateflow/.cmsis/include/core_cm33.h
185.1 KB FOC_IF_Stateflow/.cmsis/include/core_cm35p.h
118.1 KB FOC_IF_Stateflow/.cmsis/include/core_cm4.h
310.0 KB FOC_IF_Stateflow/.cmsis/include/core_cm55.h
135.7 KB FOC_IF_Stateflow/.cmsis/include/core_cm7.h
301.1 KB FOC_IF_Stateflow/.cmsis/include/core_cm85.h
45.5 KB FOC_IF_Stateflow/.cmsis/include/core_sc000.h
106.0 KB FOC_IF_Stateflow/.cmsis/include/core_sc300.h
188.5 KB FOC_IF_Stateflow/.cmsis/include/core_starmc1.h
11.5 KB FOC_IF_Stateflow/.cmsis/include/mpu_armv7.h
11.1 KB FOC_IF_Stateflow/.cmsis/include/mpu_armv8.h
5.9 KB FOC_IF_Stateflow/.cmsis/include/pac_armv81.h
22.3 KB FOC_IF_Stateflow/.cmsis/include/pmu_armv8.h
2.6 KB FOC_IF_Stateflow/.cmsis/include/tz_context.h
7.9 KB FOC_IF_Stateflow/.eide/eide.yml
688 B FOC_IF_Stateflow/.eide/files.options.yml
3.8 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/FlashOS.h
5.3 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashDev.c
16.4 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashPrg.c
36.0 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvoptx
95.7 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvprojx
4.6 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashDev.c
16.9 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashPrg.c
30.6 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvoptx
82.6 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvprojx
749 B FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Abstract.txt
3.7 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.c
15.8 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvoptx
40.5 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvprojx
3.2 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Buttons_STM32G474E-EVAL.c
3.1 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Joystick_STM32G474E-EVAL.c
4.1 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/LED_STM32G474E-EVAL.c
2.7 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/ConfigTemplate/stm32g474e_eval_conf.h
563 B FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/CubeMX/run_STM32CubeMX.c
559 B FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Driver/stm32g4xx_ll.c
20.6 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font12.c
36.9 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font16.c
47.3 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font20.c
95.9 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font24.c
15.0 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font8.c
1.9 KB FOC_IF_Stateflow/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/fonts.h
1.4 KB FOC_IF_Stateflow/Core/Inc/adc.h
1.3 KB FOC_IF_Stateflow/Core/Inc/comp.h
1.3 KB FOC_IF_Stateflow/Core/Inc/dac.h
1.4 KB FOC_IF_Stateflow/Core/Inc/dma.h
1.3 KB FOC_IF_Stateflow/Core/Inc/gpio.h
2.4 KB FOC_IF_Stateflow/Core/Inc/main.h
1.5 KB FOC_IF_Stateflow/Core/Inc/opamp.h
13.0 KB FOC_IF_Stateflow/Core/Inc/stm32g4xx_hal_conf.h
2.1 KB FOC_IF_Stateflow/Core/Inc/stm32g4xx_it.h
1.4 KB FOC_IF_Stateflow/Core/Inc/tim.h
1.3 KB FOC_IF_Stateflow/Core/Inc/usart.h
10.6 KB FOC_IF_Stateflow/Core/Src/adc.c
2.8 KB FOC_IF_Stateflow/Core/Src/comp.c
2.7 KB FOC_IF_Stateflow/Core/Src/dac.c
1.6 KB FOC_IF_Stateflow/Core/Src/dma.c
2.3 KB FOC_IF_Stateflow/Core/Src/gpio.c
6.5 KB FOC_IF_Stateflow/Core/Src/main.c
6.6 KB FOC_IF_Stateflow/Core/Src/opamp.c
2.3 KB FOC_IF_Stateflow/Core/Src/stm32g4xx_hal_msp.c
7.9 KB FOC_IF_Stateflow/Core/Src/stm32g4xx_it.c
10.3 KB FOC_IF_Stateflow/Core/Src/system_stm32g4xx.c
6.8 KB FOC_IF_Stateflow/Core/Src/tim.c
4.8 KB FOC_IF_Stateflow/Core/Src/usart.c
14.6 KB FOC_IF_Stateflow/FOC_Try.ioc
19.3 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/buildInfo.mat
5.5 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/codeInfo.mat
3.4 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/compileInfo.mat
14.2 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/currloop.c
15.1 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/currloop.h
12.6 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/currloop.mk
3.2 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/ert_main.c
4.1 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/rtwtypes.h
1.9 KB FOC_IF_Stateflow/MATLAB/currloop_ert_rtw/rtwtypeschksum.mat
146.6 KB FOC_IF_Stateflow/MATLAB/IF.slx
24.3 KB FOC_IF_Stateflow/MDK-ARM/FOC_Try.uvoptx
58.2 KB FOC_IF_Stateflow/MDK-ARM/FOC_Try.uvprojx
494 B FOC_IF_Stateflow/MDK-ARM/FOC_Try/FOC_Try.sct
19.2 KB FOC_IF_Stateflow/MDK-ARM/startup_stm32g431xx.s
330 B FOC_IF_Stateflow/RTE_Components.h
3.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Config/mem_ARMCA5.h
1.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Config/system_ARMCA5.h
8.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Include/ARMCA5.h
2.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/AC5/ARMCA5.sct
5.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/AC5/startup_ARMCA5.c
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/AC6/ARMCA5.sct
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/AC6/startup_ARMCA5.c
3.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.ld
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.sct
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/GCC/startup_ARMCA5.c
3.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/IAR/ARMCA5.icf
4.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/IAR/startup_ARMCA5.s
13.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/mmu_ARMCA5.c
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA5/Source/system_ARMCA5.c
3.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Config/mem_ARMCA7.h
1.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Config/system_ARMCA7.h
8.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Include/ARMCA7.h
2.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/AC5/ARMCA7.sct
5.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/AC5/startup_ARMCA7.c
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/AC6/ARMCA7.sct
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/AC6/startup_ARMCA7.c
3.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/GCC/ARMCA7.ld
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/GCC/startup_ARMCA7.c
3.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/IAR/ARMCA7.icf
4.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/IAR/startup_ARMCA7.s
13.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/mmu_ARMCA7.c
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA7/Source/system_ARMCA7.c
3.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Config/mem_ARMCA9.h
1.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Config/system_ARMCA9.h
8.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Include/ARMCA9.h
2.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/AC5/ARMCA9.sct
5.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/AC5/startup_ARMCA9.c
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/AC6/ARMCA9.sct
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/AC6/startup_ARMCA9.c
3.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/GCC/ARMCA9.ld
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/GCC/startup_ARMCA9.c
3.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/IAR/ARMCA9.icf
4.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/IAR/startup_ARMCA9.s
13.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/mmu_ARMCA9.c
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCA9/Source/system_ARMCA9.c
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Include/ARMCM0.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Include/system_ARMCM0.h
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac5.sct
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac6.sct
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Source/GCC/gcc_arm.ld
7.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S
5.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s
6.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Source/startup_ARMCM0.c
2.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0/Source/system_ARMCM0.c
4.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Include/system_ARMCM0plus.h
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac5.sct
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac6.sct
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld
7.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S
5.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s
6.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Source/startup_ARMCM0plus.c
2.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Include/ARMCM1.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Include/system_ARMCM1.h
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac5.sct
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac6.sct
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Source/ARM/startup_ARMCM1.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Source/GCC/gcc_arm.ld
7.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Source/GCC/startup_ARMCM1.S
5.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Source/IAR/startup_ARMCM1.s
6.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Source/startup_ARMCM1.c
2.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM1/Source/system_ARMCM1.c
4.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Include/ARMCM23_TZ.h
4.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Include/ARMCM23.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Include/system_ARMCM23.h
28.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6_s.sct
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6.sct
6.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.S
7.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Source/GCC/gcc_arm.ld
7.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S
6.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Source/IAR/startup_ARMCM23.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Source/startup_ARMCM23.c
2.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM23/Source/system_ARMCM23.c
4.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Include/ARMCM3.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Include/system_ARMCM3.h
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac5.sct
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac6.sct
6.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Source/GCC/gcc_arm.ld
7.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S
5.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s
6.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Source/startup_ARMCM3.c
2.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM3/Source/system_ARMCM3.c
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_TZ.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Include/ARMCM33.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Include/system_ARMCM33.h
48.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6_s.sct
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6.sct
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.S
7.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Source/GCC/gcc_arm.ld
8.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S
6.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Source/IAR/startup_ARMCM33.s
7.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Source/startup_ARMCM33.c
3.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM33/Source/system_ARMCM33.c
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP_TZ.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_TZ.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Include/system_ARMCM35P.h
48.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Include/Template/partition_ARMCM35P.h
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6_s.sct
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6.sct
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Source/ARM/startup_ARMCM35P.S
7.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Source/GCC/gcc_arm.ld
8.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Source/GCC/startup_ARMCM35P.S
6.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Source/IAR/startup_ARMCM35P.s
7.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Source/startup_ARMCM35P.c
3.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM35P/Source/system_ARMCM35P.c
4.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Include/ARMCM4_FP.h
4.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Include/ARMCM4.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Include/system_ARMCM4.h
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac5.sct
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac6.sct
6.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Source/GCC/gcc_arm.ld
7.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S
5.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Source/startup_ARMCM4.c
2.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM4/Source/system_ARMCM4.c
5.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM55/Include/ARMCM55.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM55/Include/system_ARMCM55.h
48.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM55/Include/Template/partition_ARMCM55.h
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6_s.sct
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6.sct
7.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM55/Source/GCC/gcc_arm.ld
7.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM55/Source/startup_ARMCM55.c
3.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM55/Source/system_ARMCM55.c
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_DP.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_SP.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Include/ARMCM7.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Include/system_ARMCM7.h
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac5.sct
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac6.sct
6.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Source/GCC/gcc_arm.ld
7.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S
5.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Source/startup_ARMCM7.c
2.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM7/Source/system_ARMCM7.c
5.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM85/Include/ARMCM85.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM85/Include/system_ARMCM85.h
49.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM85/Include/Template/partition_ARMCM85.h
4.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6_s.sct
4.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6.sct
7.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM85/Source/GCC/gcc_arm.ld
7.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM85/Source/startup_ARMCM85.c
3.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMCM85/Source/system_ARMCM85.c
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Include/ARMSC000.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Include/system_ARMSC000.h
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac5.sct
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac6.sct
6.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Source/GCC/gcc_arm.ld
7.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S
5.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s
6.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Source/startup_ARMSC000.c
2.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC000/Source/system_ARMSC000.c
4.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Include/ARMSC300.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Include/system_ARMSC300.h
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac5.sct
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac6.sct
6.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Source/GCC/gcc_arm.ld
7.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S
5.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s
6.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Source/startup_ARMSC300.c
2.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMSC300/Source/system_ARMSC300.c
5.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv81MML/Include/ARMv81MML_DSP_DP_MVE_FP.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv81MML/Include/system_ARMv81MML.h
48.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv81MML/Include/Template/partition_ARMv81MML.h
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6_s.sct
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6.sct
7.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv81MML/Source/GCC/gcc_arm.ld
7.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv81MML/Source/startup_ARMv81MML.c
3.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv81MML/Source/system_ARMv81MML.c
4.4 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Include/ARMv8MBL.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Include/system_ARMv8MBL.h
47.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6_s.sct
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6.sct
6.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.S
7.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld
7.9 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S
5.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Source/IAR/startup_ARMv8MBL.s
6.7 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Source/startup_ARMv8MBL.c
2.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c
5.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DP.h
5.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h
5.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h
5.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h
5.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_SP.h
5.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML.h
1.6 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Include/system_ARMv8MML.h
48.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6_s.sct
4.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6.sct
6.8 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.S
7.3 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld
8.1 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S
6.0 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Source/IAR/startup_ARMv8MML.s
7.5 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Source/startup_ARMv8MML.c
3.2 KB FOC_Speed_Close/.cmsis/device/ARM/ARMv8MML/Source/system_ARMv8MML.c
11.8 KB FOC_Speed_Close/.cmsis/include/cachel1_armv7.h
27.3 KB FOC_Speed_Close/.cmsis/include/cmsis_armcc.h
54.7 KB FOC_Speed_Close/.cmsis/include/cmsis_armclang_ltm.h
47.3 KB FOC_Speed_Close/.cmsis/include/cmsis_armclang.h
9.3 KB FOC_Speed_Close/.cmsis/include/cmsis_compiler.h
61.9 KB FOC_Speed_Close/.cmsis/include/cmsis_gcc.h
28.4 KB FOC_Speed_Close/.cmsis/include/cmsis_iccarm.h
1.6 KB FOC_Speed_Close/.cmsis/include/cmsis_version.h
270.2 KB FOC_Speed_Close/.cmsis/include/core_armv81mml.h
112.3 KB FOC_Speed_Close/.cmsis/include/core_armv8mbl.h
178.9 KB FOC_Speed_Close/.cmsis/include/core_armv8mml.h
40.7 KB FOC_Speed_Close/.cmsis/include/core_cm0.h
48.7 KB FOC_Speed_Close/.cmsis/include/core_cm0plus.h
41.6 KB FOC_Speed_Close/.cmsis/include/core_cm1.h
118.7 KB FOC_Speed_Close/.cmsis/include/core_cm23.h
107.0 KB FOC_Speed_Close/.cmsis/include/core_cm3.h
185.1 KB FOC_Speed_Close/.cmsis/include/core_cm33.h
185.1 KB FOC_Speed_Close/.cmsis/include/core_cm35p.h
118.1 KB FOC_Speed_Close/.cmsis/include/core_cm4.h
310.0 KB FOC_Speed_Close/.cmsis/include/core_cm55.h
135.7 KB FOC_Speed_Close/.cmsis/include/core_cm7.h
301.1 KB FOC_Speed_Close/.cmsis/include/core_cm85.h
45.5 KB FOC_Speed_Close/.cmsis/include/core_sc000.h
106.0 KB FOC_Speed_Close/.cmsis/include/core_sc300.h
188.5 KB FOC_Speed_Close/.cmsis/include/core_starmc1.h
11.5 KB FOC_Speed_Close/.cmsis/include/mpu_armv7.h
11.1 KB FOC_Speed_Close/.cmsis/include/mpu_armv8.h
5.9 KB FOC_Speed_Close/.cmsis/include/pac_armv81.h
22.3 KB FOC_Speed_Close/.cmsis/include/pmu_armv8.h
2.6 KB FOC_Speed_Close/.cmsis/include/tz_context.h
7.9 KB FOC_Speed_Close/.eide/eide.yml
688 B FOC_Speed_Close/.eide/files.options.yml
3.8 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/FlashOS.h
5.3 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashDev.c
16.4 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashPrg.c
36.0 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvoptx
95.7 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvprojx
4.6 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashDev.c
16.9 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashPrg.c
30.6 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvoptx
82.6 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvprojx
749 B FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Abstract.txt
3.7 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.c
15.8 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvoptx
40.5 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvprojx
3.2 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Buttons_STM32G474E-EVAL.c
3.1 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Joystick_STM32G474E-EVAL.c
4.1 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/LED_STM32G474E-EVAL.c
2.7 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/ConfigTemplate/stm32g474e_eval_conf.h
563 B FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/CubeMX/run_STM32CubeMX.c
559 B FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Driver/stm32g4xx_ll.c
20.6 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font12.c
36.9 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font16.c
47.3 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font20.c
95.9 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font24.c
15.0 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font8.c
1.9 KB FOC_Speed_Close/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/fonts.h
1.4 KB FOC_Speed_Close/Core/Inc/adc.h
1.3 KB FOC_Speed_Close/Core/Inc/comp.h
1.3 KB FOC_Speed_Close/Core/Inc/dac.h
1.4 KB FOC_Speed_Close/Core/Inc/dma.h
1.3 KB FOC_Speed_Close/Core/Inc/gpio.h
2.4 KB FOC_Speed_Close/Core/Inc/main.h
1.5 KB FOC_Speed_Close/Core/Inc/opamp.h
13.0 KB FOC_Speed_Close/Core/Inc/stm32g4xx_hal_conf.h
2.1 KB FOC_Speed_Close/Core/Inc/stm32g4xx_it.h
1.4 KB FOC_Speed_Close/Core/Inc/tim.h
1.3 KB FOC_Speed_Close/Core/Inc/usart.h
10.6 KB FOC_Speed_Close/Core/Src/adc.c
2.8 KB FOC_Speed_Close/Core/Src/comp.c
2.7 KB FOC_Speed_Close/Core/Src/dac.c
1.6 KB FOC_Speed_Close/Core/Src/dma.c
2.3 KB FOC_Speed_Close/Core/Src/gpio.c
6.6 KB FOC_Speed_Close/Core/Src/main.c
6.6 KB FOC_Speed_Close/Core/Src/opamp.c
2.3 KB FOC_Speed_Close/Core/Src/stm32g4xx_hal_msp.c
7.9 KB FOC_Speed_Close/Core/Src/stm32g4xx_it.c
10.3 KB FOC_Speed_Close/Core/Src/system_stm32g4xx.c
9.8 KB FOC_Speed_Close/Core/Src/tim.c
4.8 KB FOC_Speed_Close/Core/Src/usart.c
15.3 KB FOC_Speed_Close/FOC_Try.ioc
182.7 KB FOC_Speed_Close/MATLAB/Speed.slx
21.3 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/buildInfo.mat
6.4 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/codeInfo.mat
3.5 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/compileInfo.mat
3.2 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/ert_main.c
4.1 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/rtwtypes.h
1.9 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/rtwtypeschksum.mat
17.3 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/speedCurrloop.c
22.0 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/speedCurrloop.h
12.7 KB FOC_Speed_Close/MATLAB/speedCurrloop_ert_rtw/speedCurrloop.mk
24.3 KB FOC_Speed_Close/MDK-ARM/FOC_Try.uvoptx
58.2 KB FOC_Speed_Close/MDK-ARM/FOC_Try.uvprojx
494 B FOC_Speed_Close/MDK-ARM/FOC_Try/FOC_Try.sct
19.2 KB FOC_Speed_Close/MDK-ARM/startup_stm32g431xx.s
330 B FOC_Speed_Close/RTE_Components.h
3.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Config/mem_ARMCA5.h
1.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Config/system_ARMCA5.h
8.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Include/ARMCA5.h
2.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/AC5/ARMCA5.sct
5.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/AC5/startup_ARMCA5.c
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/AC6/ARMCA5.sct
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/AC6/startup_ARMCA5.c
3.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.ld
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/GCC/ARMCA5.sct
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/GCC/startup_ARMCA5.c
3.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/IAR/ARMCA5.icf
4.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/IAR/startup_ARMCA5.s
13.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/mmu_ARMCA5.c
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA5/Source/system_ARMCA5.c
3.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Config/mem_ARMCA7.h
1.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Config/system_ARMCA7.h
8.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Include/ARMCA7.h
2.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/AC5/ARMCA7.sct
5.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/AC5/startup_ARMCA7.c
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/AC6/ARMCA7.sct
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/AC6/startup_ARMCA7.c
3.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/GCC/ARMCA7.ld
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/GCC/startup_ARMCA7.c
3.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/IAR/ARMCA7.icf
4.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/IAR/startup_ARMCA7.s
13.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/mmu_ARMCA7.c
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA7/Source/system_ARMCA7.c
3.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Config/mem_ARMCA9.h
1.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Config/system_ARMCA9.h
8.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Include/ARMCA9.h
2.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/AC5/ARMCA9.sct
5.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/AC5/startup_ARMCA9.c
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/AC6/ARMCA9.sct
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/AC6/startup_ARMCA9.c
3.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/GCC/ARMCA9.ld
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/GCC/startup_ARMCA9.c
3.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/IAR/ARMCA9.icf
4.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/IAR/startup_ARMCA9.s
13.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/mmu_ARMCA9.c
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCA9/Source/system_ARMCA9.c
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Include/ARMCM0.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Include/system_ARMCM0.h
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac5.sct
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Source/ARM/ARMCM0_ac6.sct
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Source/GCC/gcc_arm.ld
7.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S
5.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s
6.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Source/startup_ARMCM0.c
2.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0/Source/system_ARMCM0.c
4.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus_MPU.h
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Include/ARMCM0plus.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Include/system_ARMCM0plus.h
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac5.sct
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Source/ARM/ARMCM0plus_ac6.sct
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld
7.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S
5.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s
6.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Source/startup_ARMCM0plus.c
2.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Include/ARMCM1.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Include/system_ARMCM1.h
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac5.sct
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Source/ARM/ARMCM1_ac6.sct
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Source/ARM/startup_ARMCM1.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Source/GCC/gcc_arm.ld
7.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Source/GCC/startup_ARMCM1.S
5.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Source/IAR/startup_ARMCM1.s
6.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Source/startup_ARMCM1.c
2.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM1/Source/system_ARMCM1.c
4.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Include/ARMCM23_TZ.h
4.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Include/ARMCM23.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Include/system_ARMCM23.h
28.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6_s.sct
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Source/ARM/ARMCM23_ac6.sct
6.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.S
7.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Source/GCC/gcc_arm.ld
7.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S
6.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Source/IAR/startup_ARMCM23.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Source/startup_ARMCM23.c
2.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM23/Source/system_ARMCM23.c
4.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Include/ARMCM3.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Include/system_ARMCM3.h
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac5.sct
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Source/ARM/ARMCM3_ac6.sct
6.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Source/GCC/gcc_arm.ld
7.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S
5.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s
6.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Source/startup_ARMCM3.c
2.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM3/Source/system_ARMCM3.c
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Include/ARMCM33_TZ.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Include/ARMCM33.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Include/system_ARMCM33.h
48.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6_s.sct
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Source/ARM/ARMCM33_ac6.sct
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.S
7.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Source/GCC/gcc_arm.ld
8.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S
6.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Source/IAR/startup_ARMCM33.s
7.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Source/startup_ARMCM33.c
3.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM33/Source/system_ARMCM33.c
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP_TZ.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_DSP_FP.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P_TZ.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Include/ARMCM35P.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Include/system_ARMCM35P.h
48.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Include/Template/partition_ARMCM35P.h
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6_s.sct
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Source/ARM/ARMCM35P_ac6.sct
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Source/ARM/startup_ARMCM35P.S
7.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Source/GCC/gcc_arm.ld
8.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Source/GCC/startup_ARMCM35P.S
6.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Source/IAR/startup_ARMCM35P.s
7.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Source/startup_ARMCM35P.c
3.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM35P/Source/system_ARMCM35P.c
4.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Include/ARMCM4_FP.h
4.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Include/ARMCM4.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Include/system_ARMCM4.h
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac5.sct
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Source/ARM/ARMCM4_ac6.sct
6.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Source/GCC/gcc_arm.ld
7.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S
5.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Source/startup_ARMCM4.c
2.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM4/Source/system_ARMCM4.c
5.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM55/Include/ARMCM55.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM55/Include/system_ARMCM55.h
48.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM55/Include/Template/partition_ARMCM55.h
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6_s.sct
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM55/Source/ARM/ARMCM55_ac6.sct
7.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM55/Source/GCC/gcc_arm.ld
7.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM55/Source/startup_ARMCM55.c
3.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM55/Source/system_ARMCM55.c
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_DP.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Include/ARMCM7_SP.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Include/ARMCM7.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Include/system_ARMCM7.h
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac5.sct
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Source/ARM/ARMCM7_ac6.sct
6.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Source/GCC/gcc_arm.ld
7.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S
5.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Source/startup_ARMCM7.c
2.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM7/Source/system_ARMCM7.c
5.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM85/Include/ARMCM85.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM85/Include/system_ARMCM85.h
49.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM85/Include/Template/partition_ARMCM85.h
4.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6_s.sct
4.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM85/Source/ARM/ARMCM85_ac6.sct
7.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM85/Source/GCC/gcc_arm.ld
7.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM85/Source/startup_ARMCM85.c
3.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMCM85/Source/system_ARMCM85.c
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Include/ARMSC000.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Include/system_ARMSC000.h
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac5.sct
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Source/ARM/ARMSC000_ac6.sct
6.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Source/GCC/gcc_arm.ld
7.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S
5.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s
6.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Source/startup_ARMSC000.c
2.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC000/Source/system_ARMSC000.c
4.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Include/ARMSC300.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Include/system_ARMSC300.h
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac5.sct
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Source/ARM/ARMSC300_ac6.sct
6.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Source/GCC/gcc_arm.ld
7.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S
5.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s
6.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Source/startup_ARMSC300.c
2.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMSC300/Source/system_ARMSC300.c
5.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv81MML/Include/ARMv81MML_DSP_DP_MVE_FP.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv81MML/Include/system_ARMv81MML.h
48.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv81MML/Include/Template/partition_ARMv81MML.h
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6_s.sct
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv81MML/Source/ARM/ARMv81MML_ac6.sct
7.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv81MML/Source/GCC/gcc_arm.ld
7.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv81MML/Source/startup_ARMv81MML.c
3.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv81MML/Source/system_ARMv81MML.c
4.4 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Include/ARMv8MBL.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Include/system_ARMv8MBL.h
47.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6_s.sct
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Source/ARM/ARMv8MBL_ac6.sct
6.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.S
7.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld
7.9 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S
5.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Source/IAR/startup_ARMv8MBL.s
6.7 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Source/startup_ARMv8MBL.c
2.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c
5.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DP.h
5.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h
5.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h
5.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h
5.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML_SP.h
5.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Include/ARMv8MML.h
1.6 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Include/system_ARMv8MML.h
48.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6_s.sct
4.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Source/ARM/ARMv8MML_ac6.sct
6.8 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.S
7.3 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld
8.1 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S
6.0 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Source/IAR/startup_ARMv8MML.s
7.5 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Source/startup_ARMv8MML.c
3.2 KB FOC_SVPWM_TF/.cmsis/device/ARM/ARMv8MML/Source/system_ARMv8MML.c
11.8 KB FOC_SVPWM_TF/.cmsis/include/cachel1_armv7.h
27.3 KB FOC_SVPWM_TF/.cmsis/include/cmsis_armcc.h
54.7 KB FOC_SVPWM_TF/.cmsis/include/cmsis_armclang_ltm.h
47.3 KB FOC_SVPWM_TF/.cmsis/include/cmsis_armclang.h
9.3 KB FOC_SVPWM_TF/.cmsis/include/cmsis_compiler.h
61.9 KB FOC_SVPWM_TF/.cmsis/include/cmsis_gcc.h
28.4 KB FOC_SVPWM_TF/.cmsis/include/cmsis_iccarm.h
1.6 KB FOC_SVPWM_TF/.cmsis/include/cmsis_version.h
270.2 KB FOC_SVPWM_TF/.cmsis/include/core_armv81mml.h
112.3 KB FOC_SVPWM_TF/.cmsis/include/core_armv8mbl.h
178.9 KB FOC_SVPWM_TF/.cmsis/include/core_armv8mml.h
40.7 KB FOC_SVPWM_TF/.cmsis/include/core_cm0.h
48.7 KB FOC_SVPWM_TF/.cmsis/include/core_cm0plus.h
41.6 KB FOC_SVPWM_TF/.cmsis/include/core_cm1.h
118.7 KB FOC_SVPWM_TF/.cmsis/include/core_cm23.h
107.0 KB FOC_SVPWM_TF/.cmsis/include/core_cm3.h
185.1 KB FOC_SVPWM_TF/.cmsis/include/core_cm33.h
185.1 KB FOC_SVPWM_TF/.cmsis/include/core_cm35p.h
118.1 KB FOC_SVPWM_TF/.cmsis/include/core_cm4.h
310.0 KB FOC_SVPWM_TF/.cmsis/include/core_cm55.h
135.7 KB FOC_SVPWM_TF/.cmsis/include/core_cm7.h
301.1 KB FOC_SVPWM_TF/.cmsis/include/core_cm85.h
45.5 KB FOC_SVPWM_TF/.cmsis/include/core_sc000.h
106.0 KB FOC_SVPWM_TF/.cmsis/include/core_sc300.h
188.5 KB FOC_SVPWM_TF/.cmsis/include/core_starmc1.h
11.5 KB FOC_SVPWM_TF/.cmsis/include/mpu_armv7.h
11.1 KB FOC_SVPWM_TF/.cmsis/include/mpu_armv8.h
5.9 KB FOC_SVPWM_TF/.cmsis/include/pac_armv81.h
22.3 KB FOC_SVPWM_TF/.cmsis/include/pmu_armv8.h
2.6 KB FOC_SVPWM_TF/.cmsis/include/tz_context.h
7.9 KB FOC_SVPWM_TF/.eide/eide.yml
688 B FOC_SVPWM_TF/.eide/files.options.yml
3.8 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/FlashOS.h
5.3 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashDev.c
16.4 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/FlashPrg.c
36.0 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvoptx
95.7 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_128/STM32G4xx.uvprojx
4.6 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashDev.c
16.9 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/FlashPrg.c
30.6 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvoptx
82.6 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/CMSIS/Flash/STM32G4xx_512_Dual&Single Bank/STM32G4xx.uvprojx
749 B FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Abstract.txt
3.7 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.c
15.8 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvoptx
40.5 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Blinky.uvprojx
3.2 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Buttons_STM32G474E-EVAL.c
3.1 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/Joystick_STM32G474E-EVAL.c
4.1 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Common/LED_STM32G474E-EVAL.c
2.7 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/ConfigTemplate/stm32g474e_eval_conf.h
563 B FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/CubeMX/run_STM32CubeMX.c
559 B FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Driver/stm32g4xx_ll.c
20.6 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font12.c
36.9 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font16.c
47.3 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font20.c
95.9 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font24.c
15.0 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/font8.c
1.9 KB FOC_SVPWM_TF/.pack/Keil/STM32G4xx_DFP.1.1.0/Utilities/Fonts/fonts.h
1.4 KB FOC_SVPWM_TF/Core/Inc/adc.h
1.3 KB FOC_SVPWM_TF/Core/Inc/comp.h
1.3 KB FOC_SVPWM_TF/Core/Inc/dac.h
1.4 KB FOC_SVPWM_TF/Core/Inc/dma.h
1.3 KB FOC_SVPWM_TF/Core/Inc/gpio.h
2.4 KB FOC_SVPWM_TF/Core/Inc/main.h
1.5 KB FOC_SVPWM_TF/Core/Inc/opamp.h
13.0 KB FOC_SVPWM_TF/Core/Inc/stm32g4xx_hal_conf.h
2.1 KB FOC_SVPWM_TF/Core/Inc/stm32g4xx_it.h
1.4 KB FOC_SVPWM_TF/Core/Inc/tim.h
1.3 KB FOC_SVPWM_TF/Core/Inc/usart.h
10.6 KB FOC_SVPWM_TF/Core/Src/adc.c
2.8 KB FOC_SVPWM_TF/Core/Src/comp.c
2.7 KB FOC_SVPWM_TF/Core/Src/dac.c
1.6 KB FOC_SVPWM_TF/Core/Src/dma.c
2.3 KB FOC_SVPWM_TF/Core/Src/gpio.c
6.6 KB FOC_SVPWM_TF/Core/Src/main.c
6.6 KB FOC_SVPWM_TF/Core/Src/opamp.c
2.3 KB FOC_SVPWM_TF/Core/Src/stm32g4xx_hal_msp.c
7.9 KB FOC_SVPWM_TF/Core/Src/stm32g4xx_it.c
10.3 KB FOC_SVPWM_TF/Core/Src/system_stm32g4xx.c
6.8 KB FOC_SVPWM_TF/Core/Src/tim.c
4.8 KB FOC_SVPWM_TF/Core/Src/usart.c
14.6 KB FOC_SVPWM_TF/FOC_Try.ioc
13.2 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/buildInfo.mat
4.2 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/codeInfo.mat
3.4 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/compileInfo.mat
3.1 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/ert_main.c
4.1 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/rtwtypes.h
1.9 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/rtwtypeschksum.mat
3.6 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/VF.c
3.6 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/VF.h
12.4 KB FOC_SVPWM_TF/MATLAB/VF_ert_rtw/VF.mk
124.8 KB FOC_SVPWM_TF/MATLAB/VF.slx
24.3 KB FOC_SVPWM_TF/MDK-ARM/FOC_Try.uvoptx
58.2 KB FOC_SVPWM_TF/MDK-ARM/FOC_Try.uvprojx
494 B FOC_SVPWM_TF/MDK-ARM/FOC_Try/FOC_Try.sct
19.2 KB FOC_SVPWM_TF/MDK-ARM/startup_stm32g431xx.s
330 B FOC_SVPWM_TF/RTE_Components.h
306 B README.txt可读文件预览
README.txt306 B
FOC电机控制示例源码
本压缩包由开源协会知识库从学习目录中自动精选生成。
已排除安装包、视频、编译缓存、目标文件、可执行文件、私钥和大型第三方依赖。
部分工程需要通过对应 IDE、SDK 或配置文件重新生成依赖后再编译。FOC_Clark_Park/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Abstract.txt749 B
The 'Blinky' project is a simple CMSIS RTOS2 based example for
ST 'STM32G474QE' microcontroller using ST 'STM32G474E-EVAL' Board.
Compliant to Cortex Microcontroller Software Interface Standard (CMSIS).
Example functionality:
- Clock Settings:
- HSI = 16 MHz
- SYSCLK = 170 MHz
- 4 LEDs blink with fixed speed.
- blinking is paused while holding down USER button.
The Blinky program is available in different targets:
- Debug:
- Compiler optimization Level 1
- Enabled Event Recorder
- Keil RTX5 variant 'Source'
- Release:
- Compiler optimization Level 3
- Keil RTX5 variant 'Library'
Note:
CubeMX configuration is taken from 'CubeMX Board Selector: STM32G474E-EVAL'
FOC_Clark/.pack/Keil/STM32G4xx_DFP.1.1.0/MDK/Boards/ST/STM32G474E-EVAL/Blinky/Abstract.txt749 B
The 'Blinky' project is a simple CMSIS RTOS2 based example for
ST 'STM32G474QE' microcontroller using ST 'STM32G474E-EVAL' Board.
Compliant to Cortex Microcontroller Software Interface Standard (CMSIS).
Example functionality:
- Clock Settings:
- HSI = 16 MHz
- SYSCLK = 170 MHz
- 4 LEDs blink with fixed speed.
- blinking is paused while holding down USER button.
The Blinky program is available in different targets:
- Debug:
- Compiler optimization Level 1
- Enabled Event Recorder
- Keil RTX5 variant 'Source'
- Release:
- Compiler optimization Level 3
- Keil RTX5 variant 'Library'
Note:
CubeMX configuration is taken from 'CubeMX Board Selector: STM32G474E-EVAL'
FOC_base/Core/Src/adc.c10.6 KB
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file adc.c
* @brief This file provides code for the configuration
* of the ADC instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "adc.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;
/* ADC1 init function */
void MX_ADC1_Init(void)
{
/* USER CODE BEGIN ADC1_Init 0 */
/* USER CODE END ADC1_Init 0 */
ADC_MultiModeTypeDef multimode = {0};
ADC_ChannelConfTypeDef sConfig = {0};
ADC_InjectionConfTypeDef sConfigInjected = {0};
/* USER CODE BEGIN ADC1_Init 1 */
/* USER CODE END ADC1_Init 1 */
/** Common config
*/
hadc1.Instance = ADC1;
hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
hadc1.Init.Resolution = ADC_RESOLUTION_12B;
hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc1.Init.GainCompensation = 0;
hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc1.Init.LowPowerAutoWait = DISABLE;
hadc1.Init.ContinuousConvMode = DISABLE;
hadc1.Init.NbrOfConversion = 1;
hadc1.Init.DiscontinuousConvMode = DISABLE;
hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc1.Init.DMAContinuousRequests = DISABLE;
hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc1.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc1) != HAL_OK)
{
Error_Handler();
}
/** Configure the ADC multi-mode
*/
multimode.Mode = ADC_MODE_INDEPENDENT;
if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_11;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 2;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC1_Init 2 */
/* USER CODE END ADC1_Init 2 */
}
/* ADC2 init function */
void MX_ADC2_Init(void)
{
/* USER CODE BEGIN ADC2_Init 0 */
/* USER CODE END ADC2_Init 0 */
ADC_ChannelConfTypeDef sConfig = {0};
ADC_InjectionConfTypeDef sConfigInjected = {0};
/* USER CODE BEGIN ADC2_Init 1 */
/* USER CODE END ADC2_Init 1 */
/** Common config
*/
hadc2.Instance = ADC2;
hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
hadc2.Init.Resolution = ADC_RESOLUTION_12B;
hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc2.Init.GainCompensation = 0;
hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc2.Init.LowPowerAutoWait = DISABLE;
hadc2.Init.ContinuousConvMode = DISABLE;
hadc2.Init.NbrOfConversion = 1;
hadc2.Init.DiscontinuousConvMode = DISABLE;
hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc2.Init.DMAContinuousRequests = DISABLE;
hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc2.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc2) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_3;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 1;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC2_Init 2 */
/* USER CODE END ADC2_Init 2 */
}
static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspInit 0 */
/* USER CODE END ADC1_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC1 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
__HAL_RCC_GPIOB_CLK_ENABLE();
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
GPIO_InitStruct.Pin = GPIO_PIN_2;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/* ADC1 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC1_MspInit 1 */
/* USER CODE END ADC1_MspInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspInit 0 */
/* USER CODE END ADC2_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC2 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/* ADC2 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC2_MspInit 1 */
/* USER CODE END ADC2_MspInit 1 */
}
}
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspDeInit 0 */
/* USER CODE END ADC1_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1|GPIO_PIN_12);
/* ADC1 interrupt Deinit */
/* USER CODE BEGIN ADC1:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC1:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC1_MspDeInit 1 */
/* USER CODE END ADC1_MspDeInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspDeInit 0 */
/* USER CODE END ADC2_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_6);
/* ADC2 interrupt Deinit */
/* USER CODE BEGIN ADC2:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC2:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC2_MspDeInit 1 */
/* USER CODE END ADC2_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
FOC_Clark_Park/Core/Src/adc.c10.6 KB
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file adc.c
* @brief This file provides code for the configuration
* of the ADC instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "adc.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;
/* ADC1 init function */
void MX_ADC1_Init(void)
{
/* USER CODE BEGIN ADC1_Init 0 */
/* USER CODE END ADC1_Init 0 */
ADC_MultiModeTypeDef multimode = {0};
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC1_Init 1 */
/* USER CODE END ADC1_Init 1 */
/** Common config
*/
hadc1.Instance = ADC1;
hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc1.Init.Resolution = ADC_RESOLUTION_12B;
hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc1.Init.GainCompensation = 0;
hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc1.Init.LowPowerAutoWait = DISABLE;
hadc1.Init.ContinuousConvMode = DISABLE;
hadc1.Init.NbrOfConversion = 1;
hadc1.Init.DiscontinuousConvMode = DISABLE;
hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc1.Init.DMAContinuousRequests = DISABLE;
hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc1.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc1) != HAL_OK)
{
Error_Handler();
}
/** Configure the ADC multi-mode
*/
multimode.Mode = ADC_MODE_INDEPENDENT;
if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 2;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_11;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC1_Init 2 */
/* USER CODE END ADC1_Init 2 */
}
/* ADC2 init function */
void MX_ADC2_Init(void)
{
/* USER CODE BEGIN ADC2_Init 0 */
/* USER CODE END ADC2_Init 0 */
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC2_Init 1 */
/* USER CODE END ADC2_Init 1 */
/** Common config
*/
hadc2.Instance = ADC2;
hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc2.Init.Resolution = ADC_RESOLUTION_12B;
hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc2.Init.GainCompensation = 0;
hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc2.Init.LowPowerAutoWait = DISABLE;
hadc2.Init.ContinuousConvMode = DISABLE;
hadc2.Init.NbrOfConversion = 1;
hadc2.Init.DiscontinuousConvMode = DISABLE;
hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc2.Init.DMAContinuousRequests = DISABLE;
hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc2.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc2) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 1;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_1;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC2_Init 2 */
/* USER CODE END ADC2_Init 2 */
}
static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspInit 0 */
/* USER CODE END ADC1_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC1 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
__HAL_RCC_GPIOB_CLK_ENABLE();
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
GPIO_InitStruct.Pin = GPIO_PIN_2;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/* ADC1 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC1_MspInit 1 */
/* USER CODE END ADC1_MspInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspInit 0 */
/* USER CODE END ADC2_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC2 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/* ADC2 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC2_MspInit 1 */
/* USER CODE END ADC2_MspInit 1 */
}
}
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspDeInit 0 */
/* USER CODE END ADC1_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1|GPIO_PIN_12);
/* ADC1 interrupt Deinit */
/* USER CODE BEGIN ADC1:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC1:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC1_MspDeInit 1 */
/* USER CODE END ADC1_MspDeInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspDeInit 0 */
/* USER CODE END ADC2_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_6);
/* ADC2 interrupt Deinit */
/* USER CODE BEGIN ADC2:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC2:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC2_MspDeInit 1 */
/* USER CODE END ADC2_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
FOC_Clark/Core/Src/adc.c10.6 KB
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file adc.c
* @brief This file provides code for the configuration
* of the ADC instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "adc.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;
/* ADC1 init function */
void MX_ADC1_Init(void)
{
/* USER CODE BEGIN ADC1_Init 0 */
/* USER CODE END ADC1_Init 0 */
ADC_MultiModeTypeDef multimode = {0};
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC1_Init 1 */
/* USER CODE END ADC1_Init 1 */
/** Common config
*/
hadc1.Instance = ADC1;
hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc1.Init.Resolution = ADC_RESOLUTION_12B;
hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc1.Init.GainCompensation = 0;
hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc1.Init.LowPowerAutoWait = DISABLE;
hadc1.Init.ContinuousConvMode = DISABLE;
hadc1.Init.NbrOfConversion = 1;
hadc1.Init.DiscontinuousConvMode = DISABLE;
hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc1.Init.DMAContinuousRequests = DISABLE;
hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc1.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc1) != HAL_OK)
{
Error_Handler();
}
/** Configure the ADC multi-mode
*/
multimode.Mode = ADC_MODE_INDEPENDENT;
if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 2;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_11;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC1_Init 2 */
/* USER CODE END ADC1_Init 2 */
}
/* ADC2 init function */
void MX_ADC2_Init(void)
{
/* USER CODE BEGIN ADC2_Init 0 */
/* USER CODE END ADC2_Init 0 */
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC2_Init 1 */
/* USER CODE END ADC2_Init 1 */
/** Common config
*/
hadc2.Instance = ADC2;
hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc2.Init.Resolution = ADC_RESOLUTION_12B;
hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc2.Init.GainCompensation = 0;
hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc2.Init.LowPowerAutoWait = DISABLE;
hadc2.Init.ContinuousConvMode = DISABLE;
hadc2.Init.NbrOfConversion = 1;
hadc2.Init.DiscontinuousConvMode = DISABLE;
hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc2.Init.DMAContinuousRequests = DISABLE;
hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc2.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc2) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 1;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_1;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC2_Init 2 */
/* USER CODE END ADC2_Init 2 */
}
static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspInit 0 */
/* USER CODE END ADC1_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC1 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
__HAL_RCC_GPIOB_CLK_ENABLE();
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
GPIO_InitStruct.Pin = GPIO_PIN_2;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/* ADC1 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC1_MspInit 1 */
/* USER CODE END ADC1_MspInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspInit 0 */
/* USER CODE END ADC2_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC2 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/* ADC2 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC2_MspInit 1 */
/* USER CODE END ADC2_MspInit 1 */
}
}
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspDeInit 0 */
/* USER CODE END ADC1_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1|GPIO_PIN_12);
/* ADC1 interrupt Deinit */
/* USER CODE BEGIN ADC1:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC1:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC1_MspDeInit 1 */
/* USER CODE END ADC1_MspDeInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspDeInit 0 */
/* USER CODE END ADC2_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_6);
/* ADC2 interrupt Deinit */
/* USER CODE BEGIN ADC2:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC2:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC2_MspDeInit 1 */
/* USER CODE END ADC2_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
FOC_IF_Stateflow/Core/Src/adc.c10.6 KB
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file adc.c
* @brief This file provides code for the configuration
* of the ADC instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "adc.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;
/* ADC1 init function */
void MX_ADC1_Init(void)
{
/* USER CODE BEGIN ADC1_Init 0 */
/* USER CODE END ADC1_Init 0 */
ADC_MultiModeTypeDef multimode = {0};
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC1_Init 1 */
/* USER CODE END ADC1_Init 1 */
/** Common config
*/
hadc1.Instance = ADC1;
hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc1.Init.Resolution = ADC_RESOLUTION_12B;
hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc1.Init.GainCompensation = 0;
hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc1.Init.LowPowerAutoWait = DISABLE;
hadc1.Init.ContinuousConvMode = DISABLE;
hadc1.Init.NbrOfConversion = 1;
hadc1.Init.DiscontinuousConvMode = DISABLE;
hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc1.Init.DMAContinuousRequests = DISABLE;
hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc1.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc1) != HAL_OK)
{
Error_Handler();
}
/** Configure the ADC multi-mode
*/
multimode.Mode = ADC_MODE_INDEPENDENT;
if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 2;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_11;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC1_Init 2 */
/* USER CODE END ADC1_Init 2 */
}
/* ADC2 init function */
void MX_ADC2_Init(void)
{
/* USER CODE BEGIN ADC2_Init 0 */
/* USER CODE END ADC2_Init 0 */
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC2_Init 1 */
/* USER CODE END ADC2_Init 1 */
/** Common config
*/
hadc2.Instance = ADC2;
hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc2.Init.Resolution = ADC_RESOLUTION_12B;
hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc2.Init.GainCompensation = 0;
hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc2.Init.LowPowerAutoWait = DISABLE;
hadc2.Init.ContinuousConvMode = DISABLE;
hadc2.Init.NbrOfConversion = 1;
hadc2.Init.DiscontinuousConvMode = DISABLE;
hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc2.Init.DMAContinuousRequests = DISABLE;
hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc2.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc2) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 1;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_1;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC2_Init 2 */
/* USER CODE END ADC2_Init 2 */
}
static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspInit 0 */
/* USER CODE END ADC1_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC1 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
__HAL_RCC_GPIOB_CLK_ENABLE();
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
GPIO_InitStruct.Pin = GPIO_PIN_2;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/* ADC1 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC1_MspInit 1 */
/* USER CODE END ADC1_MspInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspInit 0 */
/* USER CODE END ADC2_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC2 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/* ADC2 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC2_MspInit 1 */
/* USER CODE END ADC2_MspInit 1 */
}
}
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspDeInit 0 */
/* USER CODE END ADC1_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1|GPIO_PIN_12);
/* ADC1 interrupt Deinit */
/* USER CODE BEGIN ADC1:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC1:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC1_MspDeInit 1 */
/* USER CODE END ADC1_MspDeInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspDeInit 0 */
/* USER CODE END ADC2_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_6);
/* ADC2 interrupt Deinit */
/* USER CODE BEGIN ADC2:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC2:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC2_MspDeInit 1 */
/* USER CODE END ADC2_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
FOC_Speed_Close/Core/Src/adc.c10.6 KB
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file adc.c
* @brief This file provides code for the configuration
* of the ADC instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "adc.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;
/* ADC1 init function */
void MX_ADC1_Init(void)
{
/* USER CODE BEGIN ADC1_Init 0 */
/* USER CODE END ADC1_Init 0 */
ADC_MultiModeTypeDef multimode = {0};
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC1_Init 1 */
/* USER CODE END ADC1_Init 1 */
/** Common config
*/
hadc1.Instance = ADC1;
hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc1.Init.Resolution = ADC_RESOLUTION_12B;
hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc1.Init.GainCompensation = 0;
hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc1.Init.LowPowerAutoWait = DISABLE;
hadc1.Init.ContinuousConvMode = DISABLE;
hadc1.Init.NbrOfConversion = 1;
hadc1.Init.DiscontinuousConvMode = DISABLE;
hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc1.Init.DMAContinuousRequests = DISABLE;
hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc1.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc1) != HAL_OK)
{
Error_Handler();
}
/** Configure the ADC multi-mode
*/
multimode.Mode = ADC_MODE_INDEPENDENT;
if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 2;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_11;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC1_Init 2 */
/* USER CODE END ADC1_Init 2 */
}
/* ADC2 init function */
void MX_ADC2_Init(void)
{
/* USER CODE BEGIN ADC2_Init 0 */
/* USER CODE END ADC2_Init 0 */
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC2_Init 1 */
/* USER CODE END ADC2_Init 1 */
/** Common config
*/
hadc2.Instance = ADC2;
hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc2.Init.Resolution = ADC_RESOLUTION_12B;
hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc2.Init.GainCompensation = 0;
hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc2.Init.LowPowerAutoWait = DISABLE;
hadc2.Init.ContinuousConvMode = DISABLE;
hadc2.Init.NbrOfConversion = 1;
hadc2.Init.DiscontinuousConvMode = DISABLE;
hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc2.Init.DMAContinuousRequests = DISABLE;
hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc2.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc2) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 1;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_1;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC2_Init 2 */
/* USER CODE END ADC2_Init 2 */
}
static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspInit 0 */
/* USER CODE END ADC1_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC1 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
__HAL_RCC_GPIOB_CLK_ENABLE();
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
GPIO_InitStruct.Pin = GPIO_PIN_2;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/* ADC1 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC1_MspInit 1 */
/* USER CODE END ADC1_MspInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspInit 0 */
/* USER CODE END ADC2_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC2 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/* ADC2 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC2_MspInit 1 */
/* USER CODE END ADC2_MspInit 1 */
}
}
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspDeInit 0 */
/* USER CODE END ADC1_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1|GPIO_PIN_12);
/* ADC1 interrupt Deinit */
/* USER CODE BEGIN ADC1:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC1:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC1_MspDeInit 1 */
/* USER CODE END ADC1_MspDeInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspDeInit 0 */
/* USER CODE END ADC2_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_6);
/* ADC2 interrupt Deinit */
/* USER CODE BEGIN ADC2:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC2:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC2_MspDeInit 1 */
/* USER CODE END ADC2_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
FOC_SVPWM_TF/Core/Src/adc.c10.6 KB
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file adc.c
* @brief This file provides code for the configuration
* of the ADC instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "adc.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;
/* ADC1 init function */
void MX_ADC1_Init(void)
{
/* USER CODE BEGIN ADC1_Init 0 */
/* USER CODE END ADC1_Init 0 */
ADC_MultiModeTypeDef multimode = {0};
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC1_Init 1 */
/* USER CODE END ADC1_Init 1 */
/** Common config
*/
hadc1.Instance = ADC1;
hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc1.Init.Resolution = ADC_RESOLUTION_12B;
hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc1.Init.GainCompensation = 0;
hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc1.Init.LowPowerAutoWait = DISABLE;
hadc1.Init.ContinuousConvMode = DISABLE;
hadc1.Init.NbrOfConversion = 1;
hadc1.Init.DiscontinuousConvMode = DISABLE;
hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc1.Init.DMAContinuousRequests = DISABLE;
hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc1.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc1) != HAL_OK)
{
Error_Handler();
}
/** Configure the ADC multi-mode
*/
multimode.Mode = ADC_MODE_INDEPENDENT;
if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 2;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_11;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC1_Init 2 */
/* USER CODE END ADC1_Init 2 */
}
/* ADC2 init function */
void MX_ADC2_Init(void)
{
/* USER CODE BEGIN ADC2_Init 0 */
/* USER CODE END ADC2_Init 0 */
ADC_InjectionConfTypeDef sConfigInjected = {0};
ADC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN ADC2_Init 1 */
/* USER CODE END ADC2_Init 1 */
/** Common config
*/
hadc2.Instance = ADC2;
hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
hadc2.Init.Resolution = ADC_RESOLUTION_12B;
hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc2.Init.GainCompensation = 0;
hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
hadc2.Init.LowPowerAutoWait = DISABLE;
hadc2.Init.ContinuousConvMode = DISABLE;
hadc2.Init.NbrOfConversion = 1;
hadc2.Init.DiscontinuousConvMode = DISABLE;
hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc2.Init.DMAContinuousRequests = DISABLE;
hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
hadc2.Init.OversamplingMode = DISABLE;
if (HAL_ADC_Init(&hadc2) != HAL_OK)
{
Error_Handler();
}
/** Configure Injected Channel
*/
sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
sConfigInjected.InjectedOffset = 0;
sConfigInjected.InjectedNbrOfConversion = 1;
sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
sConfigInjected.AutoInjectedConv = DISABLE;
sConfigInjected.QueueInjectedContext = DISABLE;
sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
sConfigInjected.InjecOversamplingMode = DISABLE;
if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
{
Error_Handler();
}
/** Configure Regular Channel
*/
sConfig.Channel = ADC_CHANNEL_1;
sConfig.Rank = ADC_REGULAR_RANK_1;
sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
sConfig.SingleDiff = ADC_SINGLE_ENDED;
sConfig.OffsetNumber = ADC_OFFSET_NONE;
sConfig.Offset = 0;
if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN ADC2_Init 2 */
/* USER CODE END ADC2_Init 2 */
}
static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspInit 0 */
/* USER CODE END ADC1_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC1 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
__HAL_RCC_GPIOB_CLK_ENABLE();
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
GPIO_InitStruct.Pin = GPIO_PIN_2;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/* ADC1 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC1_MspInit 1 */
/* USER CODE END ADC1_MspInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspInit 0 */
/* USER CODE END ADC2_MspInit 0 */
/** Initializes the peripherals clocks
*/
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
{
Error_Handler();
}
/* ADC2 clock enable */
HAL_RCC_ADC12_CLK_ENABLED++;
if(HAL_RCC_ADC12_CLK_ENABLED==1){
__HAL_RCC_ADC12_CLK_ENABLE();
}
__HAL_RCC_GPIOA_CLK_ENABLE();
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/* ADC2 interrupt Init */
HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
/* USER CODE BEGIN ADC2_MspInit 1 */
/* USER CODE END ADC2_MspInit 1 */
}
}
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
if(adcHandle->Instance==ADC1)
{
/* USER CODE BEGIN ADC1_MspDeInit 0 */
/* USER CODE END ADC1_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC1 GPIO Configuration
PA2 ------> ADC1_IN3
PB1 ------> ADC1_IN12
PB12 ------> ADC1_IN11
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1|GPIO_PIN_12);
/* ADC1 interrupt Deinit */
/* USER CODE BEGIN ADC1:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC1:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC1_MspDeInit 1 */
/* USER CODE END ADC1_MspDeInit 1 */
}
else if(adcHandle->Instance==ADC2)
{
/* USER CODE BEGIN ADC2_MspDeInit 0 */
/* USER CODE END ADC2_MspDeInit 0 */
/* Peripheral clock disable */
HAL_RCC_ADC12_CLK_ENABLED--;
if(HAL_RCC_ADC12_CLK_ENABLED==0){
__HAL_RCC_ADC12_CLK_DISABLE();
}
/**ADC2 GPIO Configuration
PA0 ------> ADC2_IN1
PA6 ------> ADC2_IN3
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_6);
/* ADC2 interrupt Deinit */
/* USER CODE BEGIN ADC2:ADC1_2_IRQn disable */
/**
* Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
* Be aware, disabling shared interrupt may affect other IPs
*/
/* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
/* USER CODE END ADC2:ADC1_2_IRQn disable */
/* USER CODE BEGIN ADC2_MspDeInit 1 */
/* USER CODE END ADC2_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
FOC_base/Core/Src/comp.c2.8 KB
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file comp.c
* @brief This file provides code for the configuration
* of the COMP instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "comp.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
COMP_HandleTypeDef hcomp1;
/* COMP1 init function */
void MX_COMP1_Init(void)
{
/* USER CODE BEGIN COMP1_Init 0 */
/* USER CODE END COMP1_Init 0 */
/* USER CODE BEGIN COMP1_Init 1 */
/* USER CODE END COMP1_Init 1 */
hcomp1.Instance = COMP1;
hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
if (HAL_COMP_Init(&hcomp1) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN COMP1_Init 2 */
/* USER CODE END COMP1_Init 2 */
}
void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
if(compHandle->Instance==COMP1)
{
/* USER CODE BEGIN COMP1_MspInit 0 */
/* USER CODE END COMP1_MspInit 0 */
__HAL_RCC_GPIOB_CLK_ENABLE();
/**COMP1 GPIO Configuration
PB1 ------> COMP1_INP
*/
GPIO_InitStruct.Pin = GPIO_PIN_1;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/* COMP1 interrupt Init */
HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
/* USER CODE BEGIN COMP1_MspInit 1 */
/* USER CODE END COMP1_MspInit 1 */
}
}
void HAL_COMP_MspDeInit(COMP_HandleTypeDef* compHandle)
{
if(compHandle->Instance==COMP1)
{
/* USER CODE BEGIN COMP1_MspDeInit 0 */
/* USER CODE END COMP1_MspDeInit 0 */
/**COMP1 GPIO Configuration
PB1 ------> COMP1_INP
*/
HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1);
/* COMP1 interrupt Deinit */
HAL_NVIC_DisableIRQ(COMP1_2_3_IRQn);
/* USER CODE BEGIN COMP1_MspDeInit 1 */
/* USER CODE END COMP1_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
FOC_base/Core/Src/dac.c4.7 KB
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file dac.c
* @brief This file provides code for the configuration
* of the DAC instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "dac.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac3;
/* DAC1 init function */
void MX_DAC1_Init(void)
{
/* USER CODE BEGIN DAC1_Init 0 */
/* USER CODE END DAC1_Init 0 */
DAC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN DAC1_Init 1 */
/* USER CODE END DAC1_Init 1 */
/** DAC Initialization
*/
hdac1.Instance = DAC1;
if (HAL_DAC_Init(&hdac1) != HAL_OK)
{
Error_Handler();
}
/** DAC channel OUT1 config
*/
sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
sConfig.DAC_DMADoubleDataMode = DISABLE;
sConfig.DAC_SignedFormat = DISABLE;
sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN DAC1_Init 2 */
/* USER CODE END DAC1_Init 2 */
}
/* DAC3 init function */
void MX_DAC3_Init(void)
{
/* USER CODE BEGIN DAC3_Init 0 */
/* USER CODE END DAC3_Init 0 */
DAC_ChannelConfTypeDef sConfig = {0};
/* USER CODE BEGIN DAC3_Init 1 */
/* USER CODE END DAC3_Init 1 */
/** DAC Initialization
*/
hdac3.Instance = DAC3;
if (HAL_DAC_Init(&hdac3) != HAL_OK)
{
Error_Handler();
}
/** DAC channel OUT1 config
*/
sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
sConfig.DAC_DMADoubleDataMode = DISABLE;
sConfig.DAC_SignedFormat = DISABLE;
sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN DAC3_Init 2 */
/* USER CODE END DAC3_Init 2 */
}
void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
if(dacHandle->Instance==DAC1)
{
/* USER CODE BEGIN DAC1_MspInit 0 */
/* USER CODE END DAC1_MspInit 0 */
/* DAC1 clock enable */
__HAL_RCC_DAC1_CLK_ENABLE();
__HAL_RCC_GPIOA_CLK_ENABLE();
/**DAC1 GPIO Configuration
PA4 ------> DAC1_OUT1
*/
GPIO_InitStruct.Pin = GPIO_PIN_4;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/* USER CODE BEGIN DAC1_MspInit 1 */
/* USER CODE END DAC1_MspInit 1 */
}
else if(dacHandle->Instance==DAC3)
{
/* USER CODE BEGIN DAC3_MspInit 0 */
/* USER CODE END DAC3_MspInit 0 */
/* DAC3 clock enable */
__HAL_RCC_DAC3_CLK_ENABLE();
/* USER CODE BEGIN DAC3_MspInit 1 */
/* USER CODE END DAC3_MspInit 1 */
}
}
void HAL_DAC_MspDeInit(DAC_HandleTypeDef* dacHandle)
{
if(dacHandle->Instance==DAC1)
{
/* USER CODE BEGIN DAC1_MspDeInit 0 */
/* USER CODE END DAC1_MspDeInit 0 */
/* Peripheral clock disable */
__HAL_RCC_DAC1_CLK_DISABLE();
/**DAC1 GPIO Configuration
PA4 ------> DAC1_OUT1
*/
HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
/* USER CODE BEGIN DAC1_MspDeInit 1 */
/* USER CODE END DAC1_MspDeInit 1 */
}
else if(dacHandle->Instance==DAC3)
{
/* USER CODE BEGIN DAC3_MspDeInit 0 */
/* USER CODE END DAC3_MspDeInit 0 */
/* Peripheral clock disable */
__HAL_RCC_DAC3_CLK_DISABLE();
/* USER CODE BEGIN DAC3_MspDeInit 1 */
/* USER CODE END DAC3_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
FOC_Clark_Park/RTE_Components.h330 B
/*-----------------------------------------------------------------------------------*/
/* Auto generate by EIDE, don't modify this file, any changes will be overwritten ! */
/*-----------------------------------------------------------------------------------*/
#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H
#endif
FOC_IF_Stateflow/RTE_Components.h330 B
/*-----------------------------------------------------------------------------------*/
/* Auto generate by EIDE, don't modify this file, any changes will be overwritten ! */
/*-----------------------------------------------------------------------------------*/
#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H
#endif
FOC_Speed_Close/RTE_Components.h330 B
/*-----------------------------------------------------------------------------------*/
/* Auto generate by EIDE, don't modify this file, any changes will be overwritten ! */
/*-----------------------------------------------------------------------------------*/
#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H
#endif
FOC_Clark_Park/.eide/eide.yml7.9 KB
version: "4.1"
name: FOC_Try
type: ARM
deviceName: STM32G431CBUx
packDir: .pack/Keil/STM32G4xx_DFP.1.1.0
srcDirs: []
virtualFolder:
name: <virtual_root>
files: []
folders:
- name: Application
files: []
folders:
- name: MDK-ARM
files:
- path: MDK-ARM/startup_stm32g431xx.s
folders: []
- name: User
files: []
folders:
- name: Core
files:
- path: Core/Src/main.c
- path: Core/Src/gpio.c
- path: Core/Src/dma.c
- path: Core/Src/usart.c
- path: Core/Src/stm32g4xx_it.c
- path: Core/Src/stm32g4xx_hal_msp.c
- path: Core/Src/adc.c
- path: Core/Src/system_stm32g4xx.c
- path: Core/Src/opamp.c
- path: Core/Src/tim.c
- path: Core/Src/comp.c
- path: Core/Src/dac.c
folders: []
- name: Drivers
files: []
folders:
- name: STM32G4xx_HAL_Driver
files:
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_uart.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_uart_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_adc.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_adc_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_opamp.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_opamp_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_comp.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dac.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dac_ex.c
folders: []
- name: CMSIS
files:
- path: Core/Src/system_stm32g4xx.c
folders: []
- name: Driver
files: []
folders:
- name: Debug__uart
files:
- path: Drivers/Driver/Debug_uart/dma_fifo_print.c
- path: Drivers/Driver/Debug_uart/dma_fifo_print.h
folders: []
- name: IT_task
files:
- path: Drivers/Driver/IT_task/IT_task.c
folders: []
- name: MATLAB
files:
- path: MATLAB/park_test_ert_rtw/park_test.c
- path: MATLAB/park_test_ert_rtw/park_test.h
- path: MATLAB/park_test_ert_rtw/rtwtypes.h
folders: []
- name: ::CMSIS
files: []
folders: []
- name: DSP
files:
- path: Middlewares/ST/ARM/DSP/Inc/arm_math.h
- path: Middlewares/ST/ARM/DSP/Lib/arm_cortexM4lf_math.lib
folders: []
dependenceList: []
outDir: build
miscInfo:
uid: 706d7dbc826d71e27b1ecdb6a1a76ec0
targets:
FOC_Try:
cppPreprocessAttrs:
defineList:
- USE_HAL_DRIVER
- STM32G431xx
- __TARGET_FPU_VFP
- ARM_MATH_CM4
- __FPU_PRESENT
incList:
- .
- Core/Inc
- Drivers/STM32G4xx_HAL_Driver/Inc
- Drivers/STM32G4xx_HAL_Driver/Inc/Legacy
- Drivers/CMSIS/Device/ST/STM32G4xx/Include
- Drivers/CMSIS/Include
- .cmsis/include
- MDK-ARM/RTE/_FOC_Try
- Drivers/Driver
- Drivers/Driver/Debug_uart
- Drivers/Driver/IT_task
- MATLAB
- Middlewares
- Middlewares/ST/ARM/DSP/Inc
- Middlewares/ST/ARM/DSP/Lib
- MATLAB/park_test_ert_rtw
libList:
- Middlewares/ST/ARM/DSP/Lib
excludeList: []
toolchain: AC5
toolchainConfigMap:
AC5:
archExtensions: ""
cpuType: Cortex-M4
floatingPointHardware: single
options:
version: 4
afterBuildTasks: []
asm-compiler: {}
beforeBuildTasks: []
c/cpp-compiler:
CXX_FLAGS: --diag_suppress=1 --diag_suppress=1295
C_FLAGS: --diag_suppress=1 --diag_suppress=1295
c99-mode: true
one-elf-section-per-function: true
optimization: level-0
warnings: all-warnings
global:
output-debug-info: enable
use-microLIB: true
linker:
$outputTaskExcludes:
- .bin
output-format: elf
scatterFilePath: ""
storageLayout:
RAM:
- id: 1
isChecked: false
mem:
size: "0x0"
startAddr: "0x0"
noInit: false
tag: RAM
- id: 2
isChecked: false
mem:
size: "0x0"
startAddr: "0x0"
noInit: false
tag: RAM
- id: 3
isChecked: false
mem:
size: "0x0"
startAddr: "0x0"
noInit: false
tag: RAM
- id: 1
isChecked: true
mem:
size: "0x8000"
startAddr: "0x20000000"
noInit: false
tag: IRAM
- id: 2
isChecked: false
mem:
size: "0x0"
startAddr: "0x0"
noInit: false
tag: IRAM
ROM:
- id: 1
isChecked: false
isStartup: false
mem:
size: "0x0"
startAddr: "0x0"
tag: ROM
- id: 2
isChecked: false
isStartup: false
mem:
size: "0x0"
startAddr: "0x0"
tag: ROM
- id: 3
isChecked: false
isStartup: false
mem:
size: "0x0"
startAddr: "0x0"
tag: ROM
- id: 1
isChecked: true
isStartup: true
mem:
size: "0x20000"
startAddr: "0x8000000"
tag: IROM
- id: 2
isChecked: true
isStartup: false
mem:
size: "0x0"
startAddr: "0x0"
tag: IROM
useCustomScatterFile: false
uploadConfigMap:
JLink:
baseAddr: ""
bin: ""
cpuInfo:
cpuName: "null"
vendor: "null"
otherCmds: ""
proType: 1
speed: 8000
OpenOCD:
baseAddr: "0x08000000"
bin: ""
interface: cmsis-dap-v1
target: stm32g4x
STLink:
address: "0x8000000"
bin: ""
elFile: None
optionBytes: .eide/foc_try.st.option.bytes.ini
otherCmds: ""
proType: SWD
resetMode: default
runAfterProgram: true
speed: 4000
uploader: OpenOCD
FOC_Clark/.eide/eide.yml7.9 KB
version: "4.1"
name: FOC_Try
type: ARM
deviceName: STM32G431CBUx
packDir: .pack/Keil/STM32G4xx_DFP.1.1.0
srcDirs: []
virtualFolder:
name: <virtual_root>
files: []
folders:
- name: Application
files: []
folders:
- name: MDK-ARM
files:
- path: MDK-ARM/startup_stm32g431xx.s
folders: []
- name: User
files: []
folders:
- name: Core
files:
- path: Core/Src/main.c
- path: Core/Src/gpio.c
- path: Core/Src/dma.c
- path: Core/Src/usart.c
- path: Core/Src/stm32g4xx_it.c
- path: Core/Src/stm32g4xx_hal_msp.c
- path: Core/Src/adc.c
- path: Core/Src/system_stm32g4xx.c
- path: Core/Src/opamp.c
- path: Core/Src/tim.c
- path: Core/Src/comp.c
- path: Core/Src/dac.c
folders: []
- name: Drivers
files: []
folders:
- name: STM32G4xx_HAL_Driver
files:
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_uart.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_uart_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ramfunc.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_adc.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_adc_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_opamp.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_opamp_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_comp.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dac.c
- path: Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dac_ex.c
folders: []
- name: CMSIS
files:
- path: Core/Src/system_stm32g4xx.c
folders: []
- name: Driver
files: []
folders:
- name: Debug__uart
files:
- path: Drivers/Driver/Debug_uart/dma_fifo_print.c
- path: Drivers/Driver/Debug_uart/dma_fifo_print.h
folders: []
- name: IT_task
files:
- path: Drivers/Driver/IT_task/IT_task.c
folders: []
- name: MATLAB
files:
- path: MATLAB/clark_test_ert_rtw/clark_test.c
- path: MATLAB/clark_test_ert_rtw/clark_test.h
- path: MATLAB/clark_test_ert_rtw/rtwtypes.h
folders: []
- name: ::CMSIS
files: []
folders: []
- name: DSP
files:
- path: Middlewares/ST/ARM/DSP/Inc/arm_math.h
- path: Middlewares/ST/ARM/DSP/Lib/arm_cortexM4lf_math.lib
folders: []
dependenceList: []
outDir: build
miscInfo:
uid: 706d7dbc826d71e27b1ecdb6a1a76ec0
targets:
FOC_Try:
cppPreprocessAttrs:
defineList:
- USE_HAL_DRIVER
- STM32G431xx
- __TARGET_FPU_VFP
- ARM_MATH_CM4
- __FPU_PRESENT
incList:
- Core/Inc
- Drivers/STM32G4xx_HAL_Driver/Inc
- Drivers/STM32G4xx_HAL_Driver/Inc/Legacy
- Drivers/CMSIS/Device/ST/STM32G4xx/Include
- Drivers/CMSIS/Include
- .cmsis/include
- MDK-ARM/RTE/_FOC_Try
- Drivers/Driver
- Drivers/Driver/Debug_uart
- Drivers/Driver/IT_task
- MATLAB
- MATLAB/clark_test_ert_rtw
- Middlewares
- Middlewares/ST/ARM/DSP/Inc
- Middlewares/ST/ARM/DSP/Lib
libList:
- Middlewares/ST/ARM/DSP/Lib
excludeList: []
toolchain: AC5
toolchainConfigMap:
AC5:
archExtensions: ""
cpuType: Cortex-M4
floatingPointHardware: single
options:
version: 4
afterBuildTasks: []
asm-compiler: {}
beforeBuildTasks: []
c/cpp-compiler:
CXX_FLAGS: --diag_suppress=1 --diag_suppress=1295
C_FLAGS: --diag_suppress=1 --diag_suppress=1295
c99-mode: true
one-elf-section-per-function: true
optimization: level-0
warnings: all-warnings
global:
output-debug-info: enable
use-microLIB: true
linker:
$outputTaskExcludes:
- .bin
output-format: elf
scatterFilePath: ""
storageLayout:
RAM:
- id: 1
isChecked: false
mem:
size: "0x0"
startAddr: "0x0"
noInit: false
tag: RAM
- id: 2
isChecked: false
mem:
size: "0x0"
startAddr: "0x0"
noInit: false
tag: RAM
- id: 3
isChecked: false
mem:
size: "0x0"
startAddr: "0x0"
noInit: false
tag: RAM
- id: 1
isChecked: true
mem:
size: "0x8000"
startAddr: "0x20000000"
noInit: false
tag: IRAM
- id: 2
isChecked: false
mem:
size: "0x0"
startAddr: "0x0"
noInit: false
tag: IRAM
ROM:
- id: 1
isChecked: false
isStartup: false
mem:
size: "0x0"
startAddr: "0x0"
tag: ROM
- id: 2
isChecked: false
isStartup: false
mem:
size: "0x0"
startAddr: "0x0"
tag: ROM
- id: 3
isChecked: false
isStartup: false
mem:
size: "0x0"
startAddr: "0x0"
tag: ROM
- id: 1
isChecked: true
isStartup: true
mem:
size: "0x20000"
startAddr: "0x8000000"
tag: IROM
- id: 2
isChecked: true
isStartup: false
mem:
size: "0x0"
startAddr: "0x0"
tag: IROM
useCustomScatterFile: false
uploadConfigMap:
JLink:
baseAddr: ""
bin: ""
cpuInfo:
cpuName: "null"
vendor: "null"
otherCmds: ""
proType: 1
speed: 8000
OpenOCD:
baseAddr: "0x08000000"
bin: ""
interface: cmsis-dap-v1
target: stm32g4x
STLink:
address: "0x8000000"
bin: ""
elFile: None
optionBytes: .eide/foc_try.st.option.bytes.ini
otherCmds: ""
proType: SWD
resetMode: default
runAfterProgram: true
speed: 4000
uploader: OpenOCD